- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365969 > TSC21020F-20MBP833 IC CYCLONE III FPGA 25K 144-EQFP PDF資料下載
參數(shù)資料
| 型號： | TSC21020F-20MBP833 |
| 英文描述： | IC CYCLONE III FPGA 25K 144-EQFP |
| 中文描述： | 數(shù)字信號處理器| 32位|的CMOS | RAD數(shù)據(jù)通信硬| QFL | 256PIN |陶瓷 |
| 文件頁數(shù)： | 44/51頁 |
| 文件大?。?/td> | 763K |
| 代理商： | TSC21020F-20MBP833 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
44
TSC21020F
4153F
–
AERO
–
06/03
where PD is power dissipation and
θ
CA
is the case-to-ambient thermal resistance. The
value of PD depends on your application; the method for calculating PD is shown under
"Power Dissipation" below.
θ
CA
varies with airflow. Table 9 shows a range of
θ
CA
values.
The TSC21020F is also available in a 256-pin MQFPF package (Ceramic). The pack-
age uses a cavity-up configuration.
Table 11.
Maximum
θ
CA
for Various Airflow Values
Airflow (m/s)
0
Power Dissipation
Total power dissipation has two components: one due to internal circuitry and one due
to the switching of external output drivers. Internal power dissipation is dependent on
the instruction execution sequence and the data values involved. Internal power dissipa-
tion is calculated in the following way:
P
INT =
I
DDIN
x V
DD
The external component of total power dissipation is caused by the switching of output
pins. Its magnitude depends on:
1) the number of output pins that switch during each cycle(O),
2) the maximum frequency at which they can switch (f),
3) their load capacitance (C), and
4) their voltage swing (V
DD
).
It is calculated by:
P
EXT =
O x C x V
DD
The load capacitance should include the processor
’
s package capacitance (C
IN
). The
switching frequency includes driving the load high and then back low. Address and data
pins can drive high and low at a maximum rate of 1/(2t
CK
). The write strobes can switch
every cycle at a frequency of 1/tCK. Select pins switch at 1/(2t
CK
), but 2 DM and 2 PM
selects can switch on each cycle. If only one bank is accessed, no select line will switch.
2
x f
Example:
Estimate P
EXT
with the following assumptions:
A system with one RAM bank each of PM (48 bits) and DM (32 bits).
32 K x 8 RAM chips are used, each with a load of 10 pF.
Single-precision mode is enabled so that only 32 data pins can switch at once.
PM and DM writes occur every other cycle, with 50% of the pins switching.
The instruction cycle rate is 20 MHz (t
CK
= 50 ns) and V
DD
= 5.0V.
0.5
1
1.5
MQFPF
31.5
°
C/W
25
°
C/W
21.5
°
C/W
19
°
C/W
CPGA
14.5
°
C/W
11.2
°
C/W
8.8
°
C/W
7.8
°
C/W
Note:
θ
JC
is 1
°
C/W for CPGA.
θ
JC
is 0.3
°
C/W for MQFPF.
Maximum recommended T
J
is 130
°
C.
As per method 1012 MIL-STD-883. Ambient temperature: 25
°
C. Power: 3.5W.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC21020F-20MBSB | IC CYCLONE III FPGA 25K 144 EQFP |
| TSC21020F-20MBSC | IC CYCLONE III FPGA 25K 256 FBGA |
| TSC21020F-20MBSL1 | IC CYCLONE III FPGA 25K 324 FBGA |
| TSC21020F-20MBSL2 | IC CYCLONE III FPGA 25K 324-FBGA |
| TSC427CPA-2 | IC FLEX 8000A FPGA 4K 84-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC21020F-20MBSB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSL1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSL2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20MBSL3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。