
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
SLAS550A – APRIL 2009 – REVISED JUNE 2009
www.ti.com
Page 3/Register 10: Status Bit
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7
R
0
0: No new AUX1 data is available.
1: New data for AUX1 is available. (This bit is cleared only after the converted AUX1 data have been
read
out. This bit is not valid for the buffer mode.)
D6
R
0
0: No new AUX2 data is available.
1: New data for AUX2 is available. (This bit is cleared only after the converted AUX2 data have been
read
out. This bit is not valid for the buffer mode.)
D5
R
0
0: No new VBAT data is available.
1: New data for VBAT is available. (This bit is cleared only after the converted VBAT (BAT) data have
been read out. This bit is not valid for the buffer mode.)
D4–D2
R/W
XXX
Reserved. Write only zeros to these bits.
D1
R
0
0: No new TEMP1 data is available.
1: New data for TEMP1 is available. (This bit is cleared only after the converted TEMP1 data have been
read out. This bit is not valid for the buffer mode.)
D0
R
0
0: No new TEMP2 data is available.
1: New data for TEMP2 is available. (This bit is cleared only after the converted TEMP2 data have been
read out. This bit is not valid for the buffer mode.)
Page 3/Registers 11 to 12: Reserved
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7–D0
R/W
XXXX XXXX
Reserved. Write only the reset value to these bits.
Page 3/Register 13: Buffer Mode
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7
R/W
0
0: Buffer mode is disabled and RDPTR, WRPTR, and TGPTR are set to their default values.
1: Buffer mode is enabled.
D6
R/W
0
0: Buffer mode is enabled as countinuos-conversion mode.
1: Buffer mode is enabled as single-shot mode.
D5–D3
R/W
000
000: Trigger level for conversion = 8
× number of converted data.
001: Trigger level for conversion = 16
× number of converted data.
010: Trigger level for conversion = 24
× number of converted data.
011: Trigger level for conversion = 32
× number of converted data.
100: Trigger level for conversion = 40
× number of converted data.
101: Trigger level for conversion = 48
× number of converted data.
110: Trigger level for conversion = 56
× number of converted data.
111: Trigger level for conversion = 64
× number of converted data.
D2
R/W
0
Reserved
D1
R
0
0: Buffer is not full.
1: Buffer is full. This means buffer contains 64 unread converted data.
D0
R
1
0: Buffer is not empty
1: Buffer is empty. This means there is no unread converted data in the buffer.
Page 3/Register 14: Reserved
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7-D0
R/W
00001111
Reserved. Wrie only the reset value to these bits.
REGISTER MAP
140