參數(shù)資料
型號(hào)： TSPC106AVGS66CE
英文描述： MEMORY CONTROLLER
中文描述： 內(nèi)存控制器
文件頁數(shù)： 26/40頁
文件大小： 569K
代理商： TSPC106AVGS66CE
26
TSPC106
2102B
–
HIREL
–
02/02
Input AC Specifications
Table 17 provides the input AC timing specifications as shown in Figure 8 and Figure 9.
Notes:
1. Input specifications are measured from the TTL level (0.8 or 2.0V) of the signal in question to the 1.4V of the rising edge of
the input SYSCLK. Input and output timings are measured at the pin.
2. Processor and memory interface signals are specified from the rising edge of the 60x bus clock.
3. Group I input signals include the following processor, L2 and memory interface signals: A[0:31], PAR[0:7]/AR[1:8],BR[0:4],
BRL2, XATS, LBCLAIM, ADS, BA0, TV and HIT (when configured for external L2).
4. Group II input signals include the following processor and memory interface signals: TBST, TT[0:4], TSIZ[0:2], WT, CI, GBL,
AACK and TA.
5. Group III input signals include the following processor and memory interface signals: DL[0:31] and DH[0:31].
6. Group IV input signals include the following processor and L2 interface signals: TS, ARTRY, DIRTY_IN and HIT (when con-
figured for internal L2 controller).
7. PCI 3.3 V signaling environment signals are measured from 1.65V (V
DD
÷
2) on the rising edge of SYSCLK to V
OH
= 3.0V or
V
OL
= 0.3V.
PCI 5V signaling environment signals are measured from 1.65V (V
DD
÷
2) on the rising edge of SYSCLK to V
OH
= 2.4V or V
OL
= 0.55V.
8. Group V input signals include the following bussed PCI interface signals: FRAME, C/BE[0:3], AD[0:31], DEVSEL, IRDY,
TRDY, STOP, PAR, PERR, SERR, LOCK, FLSHREQ, and ISA_MASTER.
9. Group VI input signal is the point-to-point PCI GNT input signal.
10. The setup and hold time is with respect to the rising edge of HRST. Mode select inputs include the RCS0, FOE and DBG0
configuration inputs.
11. t
SYSCLK
is the period of the external clock (SYSCLK) in nanoseconds (ns). When the unit is given as t
SYSCLK
the numbers
given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the
parameter in question.
12. These values are guaranteed by design and are not tested.
Table 17.
Input AC Timing Specifications (V
DD
= 3.3V ± 5% dc, GND = 0V dc, C
L
= 50 pF, -55
°
C
≤
T
C
≤
125
°
C)
Ref
Characteristic
66 MHz
83.3 MHz
Unit
Min
Max
Min
Max
10a
Group I input signals valid to SYSCLK (input
setup)
(1, 2, 3)
4.0
3.5
ns
10a
Group II input signals valid to SYSCLK (input
setup)
(1, 2, 4)
3.5
3.5
ns
10a
Group III input signals valid to SYSCLK (input
setup)
(1, 2, 5)
3.0
2.5
ns
10a
Group IV input signals valid to SYSCLK (input
setup)
(1, 2, 6)
5.0
4.0
ns
10b
Group V input signals valid to SYSCLK (input
setup)
(7, 8)
7.0
7.0
ns
10b
Group VI input signals valid to SYSCLK (input
setup)
(7, 9)
7.0
7.0
ns
11a
60x Bus Clock to group I - IV inputs invalid (input
hold)
(3, 4, 5, 6)
0
0
ns
11b
SYSCLK to group V - VI inputs invalid (input hold)
(8,
9)
-0.5
-0.5
ns
HRST pulse width
255 x t
SYSCLK
+100 μs
255 x t
SYSCLK
+100 μs
10c
Mode select inputs valid to HRST (input setup)
(10,
11, 12)
3 x t
SYSCLK
3 x t
SYSCLK
ns
11c
HRST to mode select input invalid (input hold)
(10, 12)
1.0
1.0
ns
相關(guān)PDF資料
PDF描述
TSPC106AVGS66CG MEMORY CONTROLLER
TSPC106AVGS83CE MEMORY CONTROLLER
TSPC106AVGS83CG MEMORY CONTROLLER
TSPC106AVGSU66CE MEMORY CONTROLLER
TSPC106AVGSU66CG MEMORY CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC106AVGS66CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGS83CE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGS83CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU/T66CE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU/T66CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*