![](http://datasheet.mmic.net.cn/390000/TVP3703FN_datasheet_16839174/TVP3703FN_7.png)
TVP3703
VIDEO INTERFACE PALETTE
TRUE-COLOR CMOS RAMDAC
SLAS100 – MARCH 1996
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
register content descriptions
A write to any register containing reserved bits should always write 0s to the reserved bits (the exception being
bit 7 of power management register A). On reads, all reserved bits should be masked out.
The values of register bits that are reset on power-up are listed in the reset value columns below.
PIXEL COMMAND REGISTER (RS0–RS2 = 110)
BIT
VALUE
FUNCTION
RESET
VALUE
000
8-bit color
001
Reserved
010
Reserved
7 5
7–5
011
Reserved
000
100
Reserved
101
15-bit direct color
110
16-bit direct color
111
24-bit direct color
4
1 = Enable extended register space
0
3
1 = Enable extended pixel modes
1 = Add 7.5 IRE blanking pedestal
0
2
0
1
1 = Micro port interface to RAM is
8-bit not 6-bit
0
0
1 = Sleep mode (micro port and
palette RAM still enabled, see power
management features section)
Institute of Radio Engineers
0
INDEX LOW AND HIGH BYTE REGISTERS
(RS0–RS2 = 100, RS0–RS2 = 111)
BIT
FUNCTION
RESET
VALUE
7–0
Low/high byte of 16-bit index
0
COMPANY ID REGISTER (Index 0000h)
BIT
VALUE
FUNCTION
RESET
VALUE
7–0
97h
Texas Instruments
Read only
DEVICE ID REGISTER (Index 0001h)
BIT
VALUE
FUNCTION
RESET
VALUE
7–0
03h
TVP3703
Read only
PIXEL MODE SELECT REGISTERS
(Primary and Secondary) (Indexes 0003h, 0004h)
BIT
VALUE
FUNCTION
MAX
PCLK
(MHz)
MAX
VIDEO
RATE
(MHz)
110
RESET
VALUE
00h
8-bit indexed color
110
01h
15-bit direct color or
8-bit indexed color
110
110
02h
15-bit direct color
110
110
03h
16-bit 5–6–5 direct
color
110
110
04h
24-bit direct color
110
55
05h
Double 8-bit indexed
color
67.5
135
Not
Reset
7–0
06h
16-bit 5–6–5 direct
color (2
×
8-bit input)
110
55
07h
8-bit indexed color
(2
×
4-bit input)
110
55
08h
15-bit direct color
(2
×
4-bit input)
110
55
09h
Double 24-bit direct
color
85
56.5
0Ah–
FFh
Reserved
PIPELINE TIMING CONTROL REGISTER
(Double 8-bit and 24-bit modes only)
(Index 0005h)
The TVP3703 uses an internal PLL and timing control circuitry to
automatically adjust pipeline. There are no register bits to program,
since the device accounts for all desired frequency ranges.
SOFT RESET REGISTER (Index 0006h)
BIT
FUNCTION
RESET
VALUE
7–1
Reserved
0
0
1 = Reset all registers to power-on default state
0