
SERIAL I/O (HIGH-SPEED UART)
S3C2501X
11-4
11.3.1 HIGH-SPEED UART CONTROL REGISTERS
Table 11-2. High-Speed UART Control Register
Registers
HUCON
Address
0xF0080000
R/W
R/W
Description
Reset Value
0x00000000
High-Speed UART control register
Table 11-3. High-Speed UART Control Register Description
Bit Number
[1:0]
Bit Name
Description
Transmit mode (TMODE) This two-bit value determines which function is currently able to write
Tx data to the High-Speed UART transmit buffer register, HUTXBUF.
00 = Disable Tx mode. 01 = Interrupt request
10 = GDMA request 11 = Reserved
(High-speed UART can use only GDMA 3,4,5 channel)
Receive mode (RMODE) This two-bit value determine which function is currently able to read
Rx data to the High-Speed UART receive buffer register, HURXBUF.
[3:2]
NOTE:
Changing these bits (TMODE, RMODE) while
transmitting/receiving cause abnormal High-speed UART
operation. To prevent Tx/Rx data from being lost, changing these
bits while transmitting/receiving is strictly prohibited.
00 = Disable Rx mode. 01 = Interrupt request
10 = GDMA request 11 = Reserved
(High-speed UART can use only GDMA 3,4,5 channel)
Set this bit to one to cause the High-Speed UART to send a break. If
this bit value is zero, a break does not send. A break is defined as a
continuous Low level signal on the transmit data output with the
duration of more than one frame transmission time.
This selection bit specifies the clock source.
0 = Internal (PCLK2)
1 = External (EXT_UCLK)
Setting this bit causes the High-Speed UART to enter Auto Baud
Rate Detect mode. In this mode, High-Speed UART try to get the
baud rate from input data. This bit automatically cleared when Auto
Baud Rate Detection procedure is successfully finished.
Setting this bit causes the High-Speed UART to enter Loop-back
mode. In Loop-back mode, the transmit data output is sent High level
and the transmit buffer register, HUTXBUF, is internally connected to
the receive buffer register, HURXBUF.
[4]
Send Break (SBR)
[5]
Serial Clock Selection
(UCLK)
[6]
Auto Baud Rate Detect
(AUBD)
[7]
Loop-back mode
(LOOPB)
NOTE:
This mode is provided for test purposes only.
For normal operation, this bit should always be "0".
The 3-bit parity mode value specifies how parity generation and
checking are to be performed during High-Speed UART transmit and
receive operations.
0xx = no parity 100 = odd parity 101 = even parity
110 = parity is forced/checked as a "1"
111 = parity forced/checked as a "0"
[10:8]
Parity mode (PMD)