
User’s Manual U14272EJ3V0UM
25
LIST OF FIGURES (2/3)
Fig. No.
Title
Page
5-1.
5-2.
5-3.
5-4.
5-5.
5-6.
5-7.
5-8.
5-9.
RTC Reset ..................................................................................................................................................
RSTSW Reset .............................................................................................................................................
Deadman’s Switch Reset ............................................................................................................................
Software Shutdown ..................................................................................................................................... 100
HALTimer shutdown ................................................................................................................................... 101
V
R
4181 Activation Sequence (When Activation Is OK) ............................................................................... 102
V
R
4181 Activation Sequence (When Activation Is NG) .............................................................................. 103
Cold Reset .................................................................................................................................................. 104
Soft Reset ................................................................................................................................................... 105
97
98
99
6-1.
6-2.
6-3.
6-4.
6-5.
6-6.
6-7.
6-8.
V
R
4181 Internal Bus Structure .................................................................................................................... 108
ROM Read Cycle and Access Parameters ................................................................................................. 114
Ordinary ROM Read Cycle (WROMA(3:0) = 0101) .................................................................................... 125
PageROM Read Cycle (WROMA(3:0) = 0011, WPROM(2:0) = 001) ......................................................... 126
Flash Memory Read Cycle (Rtype(1:0) = 01, WROMA(3:0) = 0101) .......................................................... 127
Flash Memory Write Cycle (Rtype(1:0) = 01, WROMA(3:0) = 0100) .......................................................... 127
External EDO DRAM Configuration ............................................................................................................ 128
SDRAM Configuration ................................................................................................................................. 130
8-1.
SCK and SI/SO Relationship ...................................................................................................................... 157
9-1.
Outline of Interrupt Control .......................................................................................................................... 172
10-1.
10-2.
10-3.
10-4.
10-5.
10-6.
10-7.
10-8.
10-9.
10-10.
10-11.
10-12.
Transition of V
R
4181 Power Mode .............................................................................................................. 189
EDO DRAM Signals on RSTSW Reset (SDRAM Bit = 0) ........................................................................... 192
Activation via Power Switch Interrupt Request (BATTINH = H) .................................................................. 195
Activation via Power Switch Interrupt Request (BATTINH = L) .................................................................. 195
Activation via CompactFlash Interrupt Request (BATTINH = H) ................................................................ 196
Activation via CompactFlash Interrupt Request (BATTINH = L) ................................................................. 196
Activation via GPIO Activation Interrupt Request (BATTINH = H) .............................................................. 197
Activation via GPIO Activation Interrupt Request (BATTINH = L) ............................................................... 197
Activation via DCD Interrupt Request (BATTINH = H) ................................................................................ 199
Activation via DCD Interrupt Request (BATTINH = L) ................................................................................ 199
Activation via ElapsedTime Interrupt Request (BATTINH = H) ................................................................... 200
Activation via ElapsedTime Interrupt Request (BATTINH = L) ................................................................... 200
13-1.
GPIO(15:0) Interrupt Request Detecting Logic ........................................................................................... 243