參數(shù)資料
型號(hào): UPD44164185F5-E40-EQ1
廠商: NEC Corp.
英文描述: 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
中文描述: 1800萬位條DDRII SRAM的分離I / O 2字爆發(fā)運(yùn)作
文件頁數(shù): 7/32頁
文件大小: 375K
代理商: UPD44164185F5-E40-EQ1
7
Data Sheet M15823EJ7V
1
DS
μ
PD44164085, 44164185, 44164365
Block Diagrams
[
μ
PD44164085]
R, /W
/NW0
/NW1
/LD
K
/K
K
/LD
R, /W
K
ADDRESS
20
D0 to D7
Q0 to Q7
MUX
O
R
/K
K
DATA
REGISTRY
& LOGIC
2
MEMORY
ARRAY
20
x 16
W
D
S
A
O
S
O
B
20
ADDRESS
REGISTRY
& LOGIC
W
R
C, /C
OR
K, /K
CQ,
/CQ
8
16
16
16
8
2
[
μ
PD44164185]
R, /W
/BW0
/BW1
/LD
K
/K
K
/LD
R, /W
K
ADDRESS
19
D0 to D17
Q0 to Q17
MUX
O
R
/K
K
DATA
REGISTRY
& LOGIC
2
MEMORY
ARRAY
19
x 36
W
D
S
A
O
S
O
B
19
ADDRESS
REGISTRY
& LOGIC
W
R
C, /C
OR
K, /K
CQ,
/CQ
18
36
36
36
18
2
[
μ
PD44164365]
R, /W
/BW0
/BW1
/BW2
/BW3
/LD
K
/K
K
/LD
R, /W
K
ADDRESS
18
D0 to D35
Q0 to Q35
MUX
O
R
/K
K
DATA
REGISTRY
& LOGIC
2
MEMORY
ARRAY
18
x 72
W
D
S
A
O
S
O
B
18
ADDRESS
REGISTRY
& LOGIC
W
R
C, /C
OR
K, /K
CQ,
/CQ
36
72
72
72
36
2
相關(guān)PDF資料
PDF描述
UPD44164365F5-E50-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44165082F5-E60-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165082F5-E50-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165082 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165182F5-E60-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述:
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA