- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379499 > UPD4564323 (NEC Corp.) 64M-bit Synchronous DRAM 4-bank, LVTTL PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD4564323 |
| 廠商： | NEC Corp. |
| 英文描述： | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| 中文描述： | 6400位同步DRAM 4銀行，LVTTL |
| 文件頁數(shù)： | 8/84頁 |
| 文件大小： | 1048K |
| 代理商： | UPD4564323 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Data Sheet M14376EJ2V0DS00
8
μ
PD4564323 for Rev.
E
1. Input / Output Pin Function
Pin name
Input / Output
Function
CLK
Input
CLK is the master clock input. Other inputs signals are referenced to the CLK rising
edge.
CKE
Input
CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising
edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock
is not issued and the
μ
PD4564323 suspends operation.
When the
μ
PD4564323 is not in burst mode and CKE is negated, the device enters
power down mode. During power down mode, CKE must remain low.
/CS
Input
/CS low starts the command input cycle. When /CS is high, commands are ignored
but operations continue.
/RAS, /CAS, /WE
Input
/RAS, /CAS and /WE have the same symbols on conventional DRAM but different
functions. For details, refer to the command table.
A0 - A10
Input
Row Address is determined by A0 - A10 at the CLK (clock) rising edge in the active
command cycle.
Column Address is determined by A0 - A7 at the CLK rising edge in the read or write
command cycle.
A10 defines the precharge mode. When A10 is high in the precharge command cycle,
all banks are precharged; when A10 is low, only the bank selected by BA0 and BA1 is
precharged.
When A10 is high in read or write command cycle, the precharge starts automatically
after the burst access.
BA0, BA1
Input
BA0 and BA1 are the bank select signal. In command cycle, BA0 and BA1 low select
bank A, BA0 low and BA1 high select bank C, BA0 high and BA1 low select bank B
and then BA0 and BA1 high select bank D.
DQM0 - DQM3
Input
DQM controls I/O buffers. DQM0 controls DQ0 - DQ7, DQM1 controls DQ8 - DQ15,
DQM2 controls DQ16 - DQ23, DQM3 controls DQ24 - DQ31.
In read mode, DQM controls the output buffers like a conventional /OE pin.
DQM high and DQM low turn the output buffers off and on, respectively.
The DQM latency for the read is two clocks.
In write mode, DQM controls the word mask. Input data is written to the memory cell if
DQM is low but not if DQM is high.
The DQM latency for the write is zero.
DQ0 - DQ31
Input / Output
DQ pins have the same function as I/O pins on a conventional DRAM.
V
CC
, V
SS
, V
CC
Q,
V
SS
Q
(Power supply)
V
CC
and V
SS
are power supply pins for internal circuits. V
CC
Q and V
SS
Q are power
supply pins for the output buffers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD4564323G5-A10-9JH | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564323G5-A10B-9JH | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564323G5-A60-9JH | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564323G5-A80-9JH | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564323G5-A70-9JH | 64M-bit Synchronous DRAM 4-bank, LVTTL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD4564323G5-A10BL-9HJ | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD45D128442G5C759LG | 制造商:NEC 功能描述:* |
| UPD4701AC-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
| UPD4702C-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
| UPD4702G-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。