![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD70F3757GJ-GAE-AX_datasheet_99850/UPD70F3757GJ-GAE-AX_12.png)
User’s Manual U18854EJ2V0UD
10
4.1.1
V850ES/HE3............................................................................................................................104
4.1.2
V850ES/HF3............................................................................................................................104
4.1.3
V850ES/HG3 ...........................................................................................................................104
4.1.4
V850ES/HJ3 ............................................................................................................................104
4.2
Basic Configuration of Ports............................................................................................... 105
4.2.1
V850ES/HE3............................................................................................................................105
4.2.2
V850ES/HF3............................................................................................................................106
4.2.3
V850ES/HG3 ...........................................................................................................................107
4.2.4
V850ES/HJ3 ............................................................................................................................108
4.3
Port Configuration ................................................................................................................ 109
4.3.1
Port 0 .......................................................................................................................................114
4.3.2
Port 1 .......................................................................................................................................118
4.3.3
Port 3 .......................................................................................................................................120
4.3.4
Port 4 .......................................................................................................................................128
4.3.5
Port 5 .......................................................................................................................................131
4.3.6
Port 6 (V850ES/HJ3 only)........................................................................................................135
4.3.7
Port 7 .......................................................................................................................................140
4.3.8
Port 8 (V850ES/HJ3 only)........................................................................................................144
4.3.9
Port 9 .......................................................................................................................................146
4.3.10
Port 12 (V850ES/HJ3 only)......................................................................................................165
4.3.11
Port CD (V850ES/HJ3 only).....................................................................................................167
4.3.12
Port CM ...................................................................................................................................168
4.3.13
Port CS ....................................................................................................................................172
4.3.14
Port CT ....................................................................................................................................176
4.3.15
Port DL ....................................................................................................................................180
4.4
Block Diagrams of Port........................................................................................................ 185
4.5
Port Register Settings When Alternate Function Is Used ................................................ 223
4.6
Cautions ................................................................................................................................ 233
4.6.1
Cautions on setting port pins ...................................................................................................233
4.6.2
Cautions on bit manipulation instruction for port n register (Pn)...............................................236
4.6.3
Cautions on on-chip debug pins...............................................................................................237
4.6.4
Cautions on P05/INTP2/DRST# pin.........................................................................................237
4.6.5
Cautions on P53 pin when power is turned on.........................................................................237
4.6.6
Hysteresis characteristics ........................................................................................................237
CHAPTER 5 BUS CONTROL FUNCTION (V850ES/HJ3 ONLY) .................................................... 238
5.1
Features................................................................................................................................. 238
5.2
Bus Control Pins................................................................................................................... 239
5.2.1
Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed...............239
5.2.2
Pin status in each operation mode...........................................................................................239
5.3
Memory Block Function....................................................................................................... 240
5.4
Bus Access ........................................................................................................................... 241
5.4.1
Number of clocks for access....................................................................................................241
5.4.2
Bus size setting function ..........................................................................................................242
5.4.3
Access by bus size ..................................................................................................................243
5.5
Wait Function ........................................................................................................................ 250
5.5.1
Programmable wait function ....................................................................................................250
5.5.2
External wait function...............................................................................................................251