- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379503 > UPD77213GJ-xxx-8EN (NEC Corp.) 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD77213GJ-xxx-8EN |
| 廠商： | NEC Corp. |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 16位定點(diǎn)數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 64/74頁(yè) |
| 文件大?。?/td> | 467K |
| 代理商： | UPD77213GJ-XXX-8EN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
Data Sheet U15203EJ3V0DS
64
μ
PD77210, 77213
Caution If noise is superimposed on the serial clock, the serial interface may be deadlocked. Bear in
mind the following points when designing your system:
Reinforce the wiring for power supply and ground (if noise is superimposed on the power and
ground lines, it has the same effect as if noise were superimposed on the serial clock).
Shorten the wiring between the device's ASCK, TSCK, BCLK pins, and clock supply source.
Do not cross the signal lines of the serial clock with any other signal lines. Do not route the
serial clock line in the vicinity of a line through which a high alternating current flows.
Supply the clock to the ASCK, TSCK, BCLK pins of the device from the clock source on a one-
to-one basis. Do not supply clock to several devices from one clock source.
Exercise care that the serial clock does not overshoot or undershoot. In particular, make sure
that the rising and falling of the serial clock waveform are clear.
Make sure that the serial clock
rises and falls linearly.
The serial clock must not bound. Noise
must not be superimposed on the serial clock.
The serial clock must not rise or
fall step-wise.
×
×
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD7759 | ADPCM SPEECH SYNTHESIZER LSIs |
| UPD7759C | ADPCM SPEECH SYNTHESIZER LSIs |
| UPD7759GC-3BH | ADPCM SPEECH SYNTHESIZER LSIs |
| UPD77C20A | Digital Signal Processors |
| UPD77015GC-9EU | 16-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7759C | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD780023AGB-G43-8EU-X3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGB-G44-8EU-E3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGC-107-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780023AGC-107-8BS-A MASK ROM DEVIC |
| UPD780023AGK-C74-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。