參數(shù)資料
型號(hào)： UPD98404
廠(chǎng)商： NEC Corp.
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁(yè)數(shù)： 10/36頁(yè)
文件大?。?/td> 201K
代理商： UPD98404
Data Sheet S11822EJ4V0DS00
10
μ
PD98404
(2/3)
Pin name
Pin No.
I/O level
I/O
Function
TFC
26
TTL*
I
Parallel transmit clock input. When PSEL [1:0] is set to 1X to select
parallel mode, this pin inputs a parallel transmit clock of 19.44 MHz.
If the TxCL bits [1:0] of the MDR1 register are set to 10 in the serial
mode with PSEL[1:0] = “00”, input the 19.44 MHz source clock of the
internal clock synthesizer PLL.
REFCLK
28
TTL*
I
Reference clock input. This pin supplies a system clock of 19.44
MHz to the internal clock recovery/synthesizer. Always input this
clock.
PSEL0,
PSEL1
69, 70
TTL*
I
PMD interface mode select input. These pins select the interface
mode of the PMD layer to be used.
PSEL [1:0] = 00
:Serial mode. The clock generated by the internal
clock recovery/synthesizer PLL is used for
transmission and reception.
PSEL [1:0] = 01
:Serial mode. The clock input of the external
RCIT/RCIC
and
transmission and reception.
PSEL [1:0] = 1x:Parallel mode. The clock input of RPC and TFC is
used.
TFKT/TFKC
is
used
for
AIN1
31
Analog
O
This pin connects the loop filter of the internal synthesizer PLL.
Leave open.
PMDALM
76
TTL*
I
PMD layer alarm signal input. The signal level of this pin is reflected
in the state bit of an internal register. The transition of the bit can be
used as an interrupt source. The state signal from a peripheral
device is input.
PHYALM0-
PHYALM2
10-12
TTL*
O
PHY layer alarm detection signal output. These pins output a signal
indicating that an internally monitored error state (PMDALM,
CMDARM, LOS, OOF, LOF, LOP, OCD, LCD, Line AIS, Path AIS,
Line RDI, or Path RDI) has been detected. The pins can output an
error either singly or in combination. The type of the error to be
indicated is selected by setting the internal AMPR, AMR1, and AMR2
registers.
For details on use, refer to
3.5 Alarm Report Pins
(PHYALM[2:0], PMDALM)
in
μ
PD98404 User’s Manual
(S11821E)
.
RxFP
74
TTL*
O
Frame pulse output for the receive side (8 kHz). This pin outputs a
pulse signal at one-clock intervals in sync with the RCL clock in the
frame synchronization state.
相關(guān)PDF資料
PDF描述
UPF01002 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
UPG137GV-E1 CRYSTAL 20.0 MHZ 20PF SMD
UPG137GV L-BAND SPDT SWITCH
UPG138GV-E1 CRYSTAL 24.0 MHZ 20PF SMD
UPG138 L-BAND SPDT SWITCH
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD98404GJ-KEU 制造商:NEC 制造商全稱(chēng):NEC 功能描述:ADVANCED ATM SONET FRAMER
UPD98405 制造商:NEC 制造商全稱(chēng):NEC 功能描述:155M ATM INTEGRATED SAR CONTROLLER
UPD98405GL-PMU 制造商:NEC 制造商全稱(chēng):NEC 功能描述:155M ATM INTEGRATED SAR CONTROLLER
UPD98408 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Peripheral Miscellaneous
UPD98408GD-LML 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:ATM DATA-LINK SWITCHING/ROUTING|CMOS|QFP|208PIN|PLASTIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*