參數(shù)資料
型號(hào): V53C16258L
廠商: Mosel Vitelic, Corp.
英文描述: HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH
中文描述: 高性能3.3伏256 × 16 EDO公司頁面模式的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器可選自刷新
文件頁數(shù): 17/20頁
文件大小: 154K
代理商: V53C16258L
17
V53C16258L Rev. 1.1 June 1999
MOSEL VITELIC
V53C16258L
minimum time. After termination of the Self Refresh
cycle normal accesses to the device may be initiat-
ed immediately, providing that subsequent refresh
cycles utilize the CAS before RAS (CBR) mode of
operation.
Data Output Operation
The V53C16258L Input/Output is controlled by
OE, CAS, WE and RAS. A RAS low transition
enables the transfer of data to and from the selected
row address in the Memory Array. A RAS high
transition disables data transfer and latches the
output data if the output is enabled. After a memory
cycle is initiated with a RAS low transition, a CAS
low transition or CAS low level enables the internal
I/O path. A CAS high transition or a CAS high level
disables the I/O path and the output driver if it is
enabled. A CAS low transition while RAS is high has
no effect on the I/O data path or on the output
drivers. The output drivers, when otherwise
enabled, can be disabled by holding OE high. The
OE signal has no effect on any data stored in the
output latches. A WE low level can also disable the
output drivers when CAS is low. During a Write
cycle, if WE goes low at a time in relationship to
CAS that would normally cause the outputs to be
active, it is necessary to use OE to disable the
output drivers prior to the WE low transition to allow
Data In Setup Time (t
DS
) to be satisfied.
Power-On
After application of the V
CC
supply, an initial
pause of 200
μ
s is required followed by a minimum
of 8 initialization cycles (any combination of cycles
containing a RAS clock). Eight initialization cycles
are required after extended periods of bias without
clocks (greater than the Refresh Interval).
During Power-On, the V
CC
current requirement of
the V53C16258L is dependent on the input levels of
RAS and CAS. If RAS is low during Power-On, the
device will go into an active cycle and I
CC
will exhibit
current transients. It is recommended that RAS and
CAS track with V
CC
or be held at a valid V
IH
during
Power-On to avoid current surges.
Table 1. V53C16258L Data Output
Operation for Various Cycle Types
Cycle Type
I/O State
Read Cycles
Data from Addressed
Memory Cell
CAS-Controlled Write
Cycle (Early Write)
High-Z
WE-Controlled Write
Cycle (Late Write)
OE Controlled. High
OE = High-Z I/Os
Read-Modify-Write
Cycles
Data from Addressed
Memory Cell
EDO Read Cycle
Data from Addressed
Memory Cell
EDO Write Cycle
(Early Write)
High-Z
EDO Read-Modify-
Write Cycle
Data from Addressed
Memory Cell
RAS-only Refresh
High-Z
CAS-before-RAS
Refresh Cycle
Data remains as in
previous cycle
CAS-only Cycles
High-Z
相關(guān)PDF資料
PDF描述
V53C1664H HIGH PERFORMANCE 64K X 16 BIT FAST PAGE MODE DUAL CAS CMOS DYNAMIC RAM
V53C1668H High Performance 64K X 16 Bit EDO Page Mode Dual CAS CMOS Dynamic RAM(高性能64Kx16EDO頁面模式雙CAS輸入CMOS動(dòng)態(tài)RAM)
V53C316405AK50 DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC
V53C316405AK60 DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC
V53C316405AT50 DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V53C16258LK35 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH
V53C16258LK40 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH
V53C16258LK45 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH
V53C16258LK50 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH
V53C16258LT35 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH