- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300084 > V91F565U24QCFW-F5 (PROMOS TECHNOLOGIES INC) 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | V91F565U24QCFW-F5 |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, FBDIMM-240 |
| 文件頁數(shù)： | 6/22頁 |
| 文件大?。?/td> | 207K |
| 代理商： | V91F565U24QCFW-F5 |
V91F565U24QC Rev 1.0 May 2007
14
V91F565U24QC
ProMOS TECHNOLOGIES
Differential Receiver Input Specifications
Notes :
1. Specified at the package pins into a timing and voltage compliant test setup. Note that signal levels at the pad will be lower than at the
pin.
2. Single-ended voltages below that value that are simultaneously detected on D+ and D-are interpreted as the Electrical Idle condition.
Worst-case margins are determined for the case with transmitter using small voltage swing.
3. Multiple lanes need to detect the El condition before the device can act upon the El detection.
4. Specified at the package pins into a timing and voltage compliance test setup.
5. The single-pulse mask provides suffcient symbol energy for reliable RX reception. Each symbol must comply with both the single-pulse
mask and the cumulative eyemask.
6. The relative amplitude ratio limit between adjacent symbols prevents excessive intersymbol interference in the RX. Each symbol must
comply with the peak amplitude ratio with regard to both the preceding and subsequent symbols.
7. This number does not include the effects of SSC or reference clock jitter.
8. This number includes setup and hold of the RX sampling flop.
9. Defined as the dual-dirac deterministic timing error.
10. Allows for 15 mV DC offset between transmit and receive devices.
Parameter
Symbol
Values
Units
Comments
MIN
MAX
Differential peak-to-peak input voltage for
large voltage swing
VRX-DIFFp-p
170
TBD
mV
EQ 5, Note1
Maximum single-ended voltage in El condition
VRX-IDLE-SE
75
mV
2,3
Maximum single-ended voltage in Ei condition
(DC only)
VRX-IDLE-SE-DC
50
mV
2,3
Maximum peak-to-peak differential voltage in
El condition
VRX-IDLE-DIFFp-p
65
mV
3
Single-ended voltage (w.r.t. VSS) on D+/D-
VRX-SE
-300
900
mV
4
Single-pulse peak differential input voltage
VRX-DIFF-PULSE
85
mV
4,5
Amplitude ratio between adjacent symbols
VRX-DIFF-ADJ-RATIO
TBD
4,6
Maximum RX inherent timing error, 3.2 and
4.0 Gb/x
TRX-TJ-MAX
0.4
UI
4,7,8
Maximum RX inherent deterministic timing er-
or, 3.2 and 4.8 Gb/s
TRX-TJ-MAX4.8
TBD
UI
4,7,8
Single-pulse width as zero-voltage crossing
VRX-DJ-DD
0.3
UI
4,7,8,9
Skingle-pulse width at minimum-level cross-
ing
VRX-DJ-DD-4.8
TBD
UI
4,7,8,9
Differential RX input rise/fall time
TRX-PW-ZC
0.55
UI
4,5
common mode fo the input voltage
TRX-PW-ML
0.2
UI
4.5
Differential RX output rise/fall time
TRX-RISE TRX-FALL
50
ps
20~80% voltage
Common mode of input voltage
VRX-CM
120
400
mV
EQ 6, Note1, 10
AC peak-to-peak common mode of input volt-
age
VRX-CM-ACp-p
270
mV
EQ 7, Note 1
Ratio of VRX-CM-ACp-p to minimum VRX-DIFFp-p
VRX-CM-EH-RATOP
45
%
11
Differential return loss
RLRX-DIFF
9
dB
1GHz-2.4 GHz, Note 12
Common mode return loss
RLRX-CM
6
dB
1GHz-2.4 GHz, Note 12
RX termination impedance
RRX
41
55
13
D+/D- RX Impedance difference
RRX-MATCH-DC
4%
EQ
8
Lane-to lane PCB skew at RX
LRX-PCB-SKEW
6UI
Lane-to-lane skew at the receiver
that must be tolerated. Note 14
Minimum RX drift tolerance
TRX-DRIFT
400
ps
15
Minim data tracking 3dB bandwidth
FTRK
0.2
MHz
16
Electrical idle entry detect time
TEI-ENTRY-DETECT
60
ns
17
Electrical idle exit detect time
TEI-EXIT-DETECT
30
ns
Bit Error Ratio
BER
10-12
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VA75-NM-NM-60 | INTERCONNECTION DEVICE |
| VA26-TP-N-60 | INTERCONNECTION DEVICE |
| VA40-TP-2.92-60 | INTERCONNECTION DEVICE |
| VB-48TBU-5 | POWER/SIGNAL RELAY, DPDT, MOMENTARY, 0.015A (COIL), 48VDC (COIL), 700mW (COIL), 5A (CONTACT), 150VDC (CONTACT), THROUGH HOLE-STRAIGHT MOUNT |
| VB-48TBU-E | POWER/SIGNAL RELAY, DPDT, MOMENTARY, 0.015A (COIL), 48VDC (COIL), 700mW (COIL), 5A (CONTACT), 150VDC (CONTACT), THROUGH HOLE-STRAIGHT MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V920 | 制造商:KNOX 制造商全稱:KNOX 功能描述:ULTRA-LOW LEAKAGE ABRUPT VARACTOR DIODES |
| V920E | 制造商:TRW Inc 功能描述: |
| V9-20S13D900 | 制造商:Honeywell Sensing and Control 功能描述:Switch Snap Action N.O./N.C. SPDT Pin Plunger Quick Connect 20.1A 250VAC 745.7VA 5N Screw Mount |
| V9-20S23D900 | 功能描述:基本/快動(dòng)開關(guān) SPST-NO 20A 125VAC Round Pin Plunger RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級(jí):IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
| V9-20S43D900 | 功能描述:基本/快動(dòng)開關(guān) SPDT 20A 125VAC Round Pin Plunger RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級(jí):IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。