參數(shù)資料
型號(hào): VNC2-48L1B-REEL
廠商: FTDI, Future Technology Devices International Ltd
文件頁(yè)數(shù): 35/88頁(yè)
文件大小: 0K
描述: IC USB HOST/DEVICE CTRL 48-LQFP
應(yīng)用說(shuō)明: Vinculum-II IO Cell Description AppNote
Vinculum-II Debug Interface Description AppNote
Vinculum-II IO Mux Explained AppNote
Vinculum-II PWM Example AppNote
Migrating Vinculum Designs AppNote
特色產(chǎn)品: Vinculum VNC2
標(biāo)準(zhǔn)包裝: 1
系列: Vinculum-II
控制器類型: USB 2.0 控制器
接口: USB,主機(jī)/設(shè)備配置,UART,SPI,PWM,閃存 256K,DMA 4CH
電源電壓: 1.62 V ~ 1.98 V
電流 - 電源: 25mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面: 634 (CN2011-ZH PDF)
其它名稱: 768-1049-6
40
Copyright 2009-2011 Future Technology Devices International Limited
Datasheet
Vinculum-II Embedded Dual USB Host Controller IC
Version 1.5
Document No.: FT_000138 Clearance No.: FTDI# 143
Mode
Pins
Word Size
Handshaking
Speed
Comments
VNC1L
4
12
Yes
Read 66%
Write 66%
Legacy mode
Full Duplex
4
8
Yes
Read 50%
Write 100%
Half Duplex 4 pin
4
8
Yes
Read 100%
Write 100%
MOSI becomes
bi-directional
Half Duplex 3 pin
3
8
Yes
Read 50%
Write 50%
MOSI becomes
bi-directional
Unmanaged
4
8
No
Read 100%
Write 100%
Table 6.3 - SPI Slave Speeds
VNC2 SPI Master is described in Section 6.4.1 SPI Master Signal Descriptions.
Table 6.5 shows the SPI master signals and the available pins that they can be mapped to depending on
the package size. Further details on the configuration of input and output signals are available in Section
6.2.1 SPI Clock Phase Modes
SPI interface has 4 unique modes of clock phase (CPHA) and clock polarity (CPOL), known
as Mode 0, Mode 1, Mode 2 and Mode 3. Table 6.4 summarizes these modes and available interface and
Figure 6.3 is the function timing diagram.
For CPOL = 0, the base (inactive) level of SCLK is 0.
In this mode:
When CPHA = 0, data is clocked in on the rising edge of SCLK, and data is clocked out on the
falling edge of SCLK.
When CPHA = 1, data is clocked in on the falling edge of SCLK, and data is clocked out on the
rising edge of SCLK
For CPOL =1, the base (inactive) level of SCLK is 1.
In this mode:
When CPHA = 0, data v in on the falling edge of SCLK, and data is clocked out on the rising edge
of SCLK
When CPHA =1, data is clocked in on the rising edge of SCLK, and data is clocked out on the
falling edge of SCLK.
Mode
CPOL
CPHA
Full
Duplex
Half
Duplex
4 pin
Half
Duplex
3 pin
Unmanged
VNC1L
Legacy
0
N
Y
N
1
0
1
Y
N
2
1
0
N
Y
N
3
1
Y
N
Table 6.4 - Clock Phase/Polarity Modes
相關(guān)PDF資料
PDF描述
V72A48C400BL3 CONVERTER MOD DC/DC 48V 400W
V72A48C400B3 CONVERTER MOD DC/DC 48V 400W
VNC2-48Q1B-REEL IC USB HOST/DEVICE CTRL 48-QFN
V72A48C400B2 CONVERTER MOD DC/DC 48V 400W
081-120 CONN RCPT MINI-UHF BULKHEAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VNC2-48L1B-TRAY 功能描述:USB 接口集成電路 Vinculum-II Dual Host/Dev IC LQFP-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
VNC2-48L1C-REEL
VNC2-48L1C-TRAY 功能描述:IC USB HOST/DEVICE CTRL 48-LQFP 制造商:ftdi, future technology devices international ltd 系列:Vinculum-II 包裝:托盤 零件狀態(tài):在售 協(xié)議:USB 功能:控制器 接口:SPI,UART 標(biāo)準(zhǔn):USB 2.0 電壓 - 電源:1.8V, 3.3V 電流 - 電源:25mA 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP(7x7) 標(biāo)準(zhǔn)包裝:250
VNC2-48Q1A-REEL 功能描述:USB 接口集成電路 Obsolete see VNC2-48Q1B-REEL RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
VNC2-48Q1A-TRAY 功能描述:USB 接口集成電路 Obsolete see VNC2-48Q1B-TRAY RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20