- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359439 > VT8371 (Electronic Theatre Controls, Inc.) KX133 ATHLON NORTH BRIDGE PDF資料下載
參數(shù)資料
| 型號(hào)： | VT8371 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | KX133 ATHLON NORTH BRIDGE |
| 中文描述： | KX133速龍北橋 |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 147K |
| 代理商： | VT8371 |
VT8371
Preliminary Revision 1.02
, January 7, 2000
-
1-
Features
7HFKQRORJLHV,QF
'HOLYHULQJ 9DOXH
VIA VT8371
KX133 AMD A
THLON
N
ORTH
B
RIDGE
Single-Chip North Bridge
for Slot-A Based Athlon CPUs
with 200 MHz Front Side Bus
for Desktop PC Systems
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM and VCM
High Performance and High Integration Athlon AGP 4x / PC133 Chipset with Advanced System
Power Management
KX133
Chipset:
VT8371
system controller and
VT82C686A
PCI to ISA bridge
Single chip Athlon system controller with 64-bit Slot-A / Athlon CPU, 64-bit system memory, 32-bit PCI and 32-bit
AGP interfaces
PCI-to-ISA bridge chip includes UltraDMA-33/66 EIDE, 4 USB Ports, Integrated Super-I/O, AC97 / MC97 link (for
Audio and Modem support), Hardware Monitoring, Power Management, and Keyboard / PS2-Mouse Interfaces plus
RTC / CMOS on chip
Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
Modular power management and clock control for advanced system power management
High Performance Athlon CPU Interface
Supports Slot-A (AMD Athlon) processors
HSTL-like 1.5V high-speed transceiver logic signal levels
Support independent address, data, and snoop interfaces
100 MHz DDR (Double Data Rate) transfer on Athlon CPU address and data buses
Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
Four-entry command queue to accommodate maximum CPU throughput
Four-entry probe queue to stores probes from the system to the processor
Twenty four-entry processor system data and control queue to store system data control commands in two separate
read and write buffers for data movement in and out of processor interface
Supports WC (Write Combining) cycles
Sleep mode support
System management interrupt, memory remap and STPCLK mechanism
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT83A333 | |
| VT83A334 | |
| VT83C173 | |
| VT83D223 | |
| VT83E303 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT83A263/2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| VT83A333 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| VT83A334 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| VT83C173 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| VT83C469 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCMCIA Socket Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。