- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245685 > W25X40BLSNIG (WINBOND ELECTRONICS CORP) 4M X 1 FLASH 2.7V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | W25X40BLSNIG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 4M X 1 FLASH 2.7V PROM, PDSO8 |
| 封裝： | 0.150 INCH, GREEN, PLASTIC, SOIC-8 |
| 文件頁(yè)數(shù)： | 24/53頁(yè) |
| 文件大小： | 2041K |
| 代理商： | W25X40BLSNIG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
W25X10BL/20BL/40BL
- 30 -
9.2.17
Block Erase (D8h)
The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0) (see Figure 2). The
Block Erase instruction sequence is shown in figure 17.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase
instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status
of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Block Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase
instruction will not be executed if the addressed page is protected by the Block Protect (TB, BP2, BP1,
and BP0) bits (see Status Register Memory Protection table).
Figure 17. Block Erase Instruction Sequence Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3H128M72ER-667SBC | 128M X 72 DDR DRAM, 0.5 ns, PBGA255 |
| W3H128M72ER-667SBM | 128M X 72 DDR DRAM, 0.5 ns, PBGA255 |
| W3EG72126S262AJD3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG72126S265JD3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3H128M72E0533SBM | DDR DRAM, PBGA208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25X40BLSSIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLSVIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLUXIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLZPIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。