- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203637 > W946432AD-6 (WINBOND ELECTRONICS CORP) 2M X 32 DDR DRAM, 0.1 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | W946432AD-6 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 2M X 32 DDR DRAM, 0.1 ns, PQFP100 |
| 文件頁數(shù)： | 3/39頁 |
| 文件大?。?/td> | 577K |
| 代理商： | W946432AD-6 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
W946432AD
11
Burst Length
Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable,
as shown in Table 1: The burst length determines the maximum number of column locations that can be
accessed for a given READ or WRITE command. Burst lengths of 2, 4, locations are available for both the
sequential and the interleaved burst types.
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively
selected. All accesses for that burst take place with in this block, meaning that the burst will wrap within the
block if a boundary is reached. The block is uniquely selected by A1-A7 when the burst length is set to two,
by A2-A7 when the burst length is set to four and by A3-A7 when the burst length is set to eight. The
remaining address bit is used to select the starting location within the block. The programmed burst length
applies to both READ and WRITE bursts.
Burst Type
Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to
as the burst type and is selected by bit A3.
The ordering of accesses within a burst is determined by the burst length, the burst type and the starting
column address, as shown in Table 1:.
Table 1:BURST DEFINITION
Order of Accesses Within a Burst
Burst Length
Starting Column
Address:
Type = Sequential
Type = Interleaved
A0
0
0 - 1
2
1
1 – 0
A1
A0
0
0–1–2-3
0-1-2-3
0
1
1–2–3–0
1-0-3-2
1
0
2–3–0–1
2-3-0-1
4
1
3–0–1–2
3-2-1-0
A2
A1
A0
0
0-1-2-3-4-5-6-7
0
1
1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0
1
0
2-3-4-5-6-7-0-1
2-3-0-1-6-7-4-5
0
1
3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1
0
4-5-6-7-0-1-2-3
1
0
1
5-6-7-0-1-2-3-4
5-4-7-6-1-0-3-2
1
0
6-7-0-1-2-3-4-5
6-7-4-5-2-3-0-1
8
1
7-0-1-2-3-4-5-6
7-6-5-4-3-2-1-0
NOTE:
1. For a burst length of two, A1-A7 selects the two-data-element block; A0 selects
the first access within the block.
2. For a burst length of four, A2-A7 selects the four-data-element block; A0-A1
selects the first access within the block.
3. For a burst length of eight, A3-A7 selects the eight-data- element block; A0-A2
selects the first access within the block.
4. Whenever a boundary of the block is reached within a given sequence above, the
following access wraps within the block.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W947D6HBHX6E | 8M X 16 DDR DRAM, 5 ns, PBGA60 |
| W9602BB | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 28VDC, PANEL MOUNT-THREADED |
| W9605BB | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 28VDC, PANEL MOUNT-THREADED |
| W9606BB | PUSHBUTTON SWITCH, SPDT, MOMENTARY, 10A, 28VDC, PANEL MOUNT-THREADED |
| W9712G8JB-3 | DDR DRAM, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9464G6IB | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM |
| W9464G6IH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM |
| W9464G6JH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM |
| W9464G6JH-4 | 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
| W9464G6JH-5 | 制造商:Winbond Electronics Corp 功能描述:64MBIT DDRI 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。