- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄140413 > W963B6BBN80I (WINBOND ELECTRONICS CORP) 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號(hào)： | W963B6BBN80I |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 |
| 封裝： | 6 X 8 MM, 0.75 MM PITCH, TFBGA-48 |
| 文件頁(yè)數(shù)： | 5/29頁(yè) |
| 文件大?。?/td> | 948K |
| 代理商： | W963B6BBN80I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
W963B6BBN
AC Characteristics, Continued
Power Down and Power Down Program Parameters
-70
-80
PARAMETER
SYM.
Min. Max. Min.
Max.
UNIT NOTES
CE2 Low Setup Time for Power Down Entry
tCSP
10
-
10
-
nS
CE2 Low Hold Time after Power Down Entry
tC2LP
70
-
80
-
nS
CE1 High Setup Time following CE2 High after
Power Down Exit
tCHS
10
-
10
-
nS
Other Timing Parameters
-70
-80
PARAMETER
SYM.
Min. Max. Min.
Max.
UNIT NOTES
CE1 High to OE Invalid Time for Standby Entry
tCHOX
10
-
10
-
nS
CE1 High to WE Invalid Time for Standby Entry
tCHWX
10
-
10
-
nS
*1
CE2 Low Hold Time after Power-up
tC2LH
50
-
50
-
S
*2
CE2 High Hold Time after Power-up
tC2HL
50
-
50
-
S
*3
CE1 High Hold Time following CE2 High after
Power-up
tCHH
350
-
350
-
S
*2
Input Transition Time
tT
1
25
1
25
nS
*4
Notes:
*1: Some data might be written into any address location if tCHWX(min.) is not satisfied.
*2: Must satisfy tCHH(min.) after tC2LH(min.).
*3: Requires Power Down mode entry and exit after tC2HL.
*4: The Input Transition Time (tT) at AC testing is 5ns as shown in below. If actual tT is longer than 5ns, it may violate AC
specified of some timing parameters.
AC Test Conditions
SYMBOL
DESCRIPTION
TEST SETUP
VALUE
UNIT
NOTE
VIH
Input High Level
VDD = 2.3V to 2.7V
2.0
V
VIL
Input Low Level
VDD = 2.3V to 2.7V
0.4
V
VREF
Input Timing Measurement Level
VDD = 2.3V to 2.7V
1.1
V
TT
Input Transition Time
Between VIL and VIH
5
nS
Publication Release Date: March 11, 2003
- 13 -
Revision A1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WED3DG6332V10D2 | 32M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WF512K32-60G4M5A | 512K X 32 FLASH 5V PROM MODULE, 60 ns, CQFP68 |
| WS128K32L-17G1UQA | 128K X 32 MULTI DEVICE SRAM MODULE, 17 ns, CQFP68 |
| WS128K32L-20G1UQ | 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68 |
| WS128K32L-25G1TCA | 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W963L6ABN | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963L6ABN70 | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963L6ABN70E | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963L6ABN70I | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963L6ABN80 | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。