- 您現在的位置：買賣IC網 > PDF目錄361880 > WM8170 (Wolfson Microelectronics) 5.0 VOLT BI-DIRECTIONAL TRANSIENT VOLTAGE SUPPRESSOR PDF資料下載
參數資料
| 型號： | WM8170 |
| 廠商： | Wolfson Microelectronics |
| 英文描述： | 5.0 VOLT BI-DIRECTIONAL TRANSIENT VOLTAGE SUPPRESSOR |
| 中文描述： | 3.3集成的信號處理器區(qū)陣CCD |
| 文件頁數： | 35/41頁 |
| 文件大?。?/td> | 453K |
| 代理商： | WM8170 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁
WM8170
Product Preview Rev 1.0
WOLFSON MICROELECTRONICS LTD
PP Rev 1.0 March 2000
35
CONTROL BITS
DESCRIPTION
AUX DAC CONTROL (010000)
AUX1X1
Auxiliary DAC1 scaling factor.
AUX1X1
0
1
Auxiliary DAC2 scaling factor.
AUX2X1
0
1
TIMES2
TIMES1
AUX2X1
TIMES2
TIMES1
DC CORRECT CONTROL (001111)
ENINTBLC
Used to select between the BLCENB pin and the INTBLCENB pulse for the Analogue Loop Enable
ENINTBLC
0
BLCENB pin controls the Analogue Correction Loop
1
INTBLCENB pulse controls the Analogue Correction Loop
Changes pin 26 between PBLK and HD functions
ENHD
0
Pin 26 is PBLK function
1
Pin 26 is HD function
Changes pin 30 between PDB and VD functions
ENVD
0
Pin 30 is PDB function
1
Pin 30 is VD function
Update the analogue control loop after PGA writes only
PGAUPD
0
Enable INTBLCENB Pulse to Analogue Loop on every frame.
1
Enable INTBLCENB Pulse to Analogue Loop only after PGA Register has been written to.
Stops the INTBLCENB signal from enabling the analogue control loop
STPANAL
0
INTBLCENB can be steered to the Analogue Loop Enable
1
INTBLC will be prevented from being steered to the Analogue Loop Enable, and will be used
for the IIR Filter Enable instead.
Stops the INTBLCENB signal from enabling the IIR filter
STPIIR
0
INTBLCENB can be steered to the IIR Filter Enable
1
INTBLC will be prevented from being steered to the IIR Filter Enable
Used to control the function of the Area Pulse Generator
ACON1
ACON0
0
0
Area define signal turned off.
ENHD
ENVD
PGAUPD
STPANAL
STPIIR
ACON[1:0]
0
1
Area define signal used to update the internal register which holds the
error calculated by the IIR filter. In other conditions the internal register
which holds the error calculated by the IIR filter is enabled whenever the
IIR filter is enabled.
1
0
Area Define signal used to enable the Analogue DC Correction circuitry in
addition to the analogue enable generated from the INTBLCENB pulse
generator.
1
1
Area Define signal is used to enable the IIR filter in addition to the IIR filter
enable generated from the INTBLCENB pulse generator.
相關PDF資料 |
PDF描述 |
|---|---|
| WM8181 | 12-bit 2MSPS Serial Output CIS/CCD Digitiser |
| WM8190 | TVS UNIDIRECT 6V 400W SMA |
| WM8191 | TVS BI-DIR 6.0V 400W SMA |
| WM8192 | TVS UNIDIRECT 400W 6.5V SMA |
| WM8196 | (8+8)BIT OUTPUT 16-BIT CIS/CCD AFE/DIGITISER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| WM-8-18 | 制造商:Middle Atlantic Products 功能描述: |
| WM8181 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:12-bit 2MSPS Serial Output CIS/CCD Digitiser |
| WM8190 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(8+6) Bit Output 14-bit CIS/CCD AFE/Digitiser |
| WM8191 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser |
| WM8192 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(8+8) Bit Output 16-bit CIS/CCD AFE/Digitiser |
發(fā)布緊急采購，3分鐘左右您將得到回復。