參數(shù)資料
型號: X1228
廠商: Intersil Corporation
英文描述: EPD TVS Diode Array for ESD and Latch-Up Protection
中文描述: 實時時鐘/日歷/ CPU,具有EEPROM的監(jiān)
文件頁數(shù): 17/31頁
文件大?。?/td> 569K
代理商: X1228
X1228
REV 1.3 3/24/04
Characteristics subject to change without notice.
17 of 31
www.xicor.com
Figure 5. Set V
TRIP
Level Sequence (V
CC
= desired V
TRIP
value)
Resetting the V
TRIP
Voltage
This procedure is used to set the V
TRIP
to a “native”
voltage level. For example, if the current V
TRIP
is 4.4V
and the new V
TRIP
must be 4.0V, then the V
TRIP
must
be reset. When V
TRIP
is reset, the new V
TRIP
is some-
thing less than 1.7V. This procedure must be used to
set the voltage to a lower value.
To reset the new V
TRIP
voltage, apply more than 5.5V
to the V
CC
pin and tie the RESET pin to the
programming voltage V
P
. Then write 00h to address
03h. The stop bit of a valid write operation initiates the
V
TRIP
programming sequence. Bring RESET to V
CC
to
complete the operation.
Note:
this operation takes up
to 10 milliseconds to complete and also writes 00h to
address 03h of the EEPROM array.
For best accuracy in setting V
TRIP
, it is advised that the
following sequence be used.
1.Program V
TRIP
as above.
2.Measure resulting V
TRIP
by measuring the V
CC
value where a RESET occurs. Calculate Delta =
(Desired – Measured) V
TRIP
value.
3.Perform a V
TRIP
program using the following formula
to set the voltage of the RESET pin:
V
RESET
= (Desired Value – Delta) + 0.025V
Figure 6. Reset V
TRIP
Level Sequence
SCL
SDA
01h
RESET
V
P
= 15V
00h
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
AEh
00h
V
CC
V
CC
Note:
BP0, BP1, BP2 must be disabled.
0 1 2 3 4 5 6 7
SCL
SDA
AEh
0 1 2 3 4 5 6 7
03h
RESET
V
P
= 15V
00h
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
00h
V
CC
V
CC
Note:
BP0, BP1, BP2 must be disabled.
相關(guān)PDF資料
PDF描述
X1228S14 RTC Module With CPU Supervisor
X1228S14-2.7 RTC Module With CPU Supervisor
X1228S14-2.7A RTC Module With CPU Supervisor
X1228S14-2.7T1 RTC Module With CPU Supervisor
X1228S14I RTC Module With CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X1228_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock/Calendar/CPU Supervisor with EEPROM
X1228EVM 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU,and Testing All Functions,Including Settings of Time,Alarm,Programmable Frequency Output,Digital/Analog Tuning,Watchdog and Reset Threshold),and A Development Data CD 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU, and Testing All Functions, Including Settings of Time, Alarm, Programmable Frequency Output, Digital/Analog Tuning, Watchdog and Reset Threshold), and A Development Data CD
X1228S14 功能描述:IC RTC CPU SUP WDT 4K EE 14-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
X1228S14-2.7 功能描述:IC RTC CPU SUP WDT 4K EE 14-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
X1228S14-2.7A 功能描述:IC RTC CPU SUP WDT 4K EE 14-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件