- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371190 > X1228V14Z-2.7A (INTERSIL CORP) EXT. DISTANCE DATA CABLE 25 CO PDF資料下載
參數(shù)資料
| 型號： | X1228V14Z-2.7A |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | EXT. DISTANCE DATA CABLE 25 CO |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-14 |
| 文件頁數(shù)： | 11/31頁 |
| 文件大小： | 569K |
| 代理商： | X1228V14Z-2.7A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
X1228
REV 1.3 3/24/04
Characteristics subject to change without notice.
11 of 31
www.xicor.com
CLOCK/CONTROL REGISTERS (CCR)
The Control/Clock Registers are located in an area
separate from the EEPROM array and are only
accessible following a slave byte of “1101111x” and
reads or writes to addresses [0000h:003Fh]. The clock/
control memory map has memory addresses from
0000h to 003Fh. The defined addresses are described
in the Table 1. Writing to and reading from the
undefined addresses are not recommended.
CCR access
The contents of the CCR can be modified by perform-
ing a byte or a page write operation directly to any
address in the CCR. Prior to writing to the CCR
(except the status register), however, the WEL and
RWEL bits must be set using a two step process (See
section “Writing to the Clock/Control Registers.”)
The CCR is divided into 5 sections. These are:
1. Alarm 0 (8 bytes; non-volatile)
2. Alarm 1 (8 bytes; non-volatile)
3. Control (4 bytes; non-volatile)
4. Real Time Clock (8 bytes; volatile)
5. Status (1 byte; volatile)
Each register is read and written through buffers. The
non-volatile portion (or the counter portion of the RTC) is
updated only if RWEL is set and only after a valid write
operation and stop bit. A sequential read or page write
operation provides access to the contents of only one
section of the CCR per operation. Access to another sec-
tion requires a new operation. Continued reads or writes,
once reaching the end of a section, will wrap around to
the start of the section. A read or write can begin at any
address in the CCR.
It is not necessary to set the RWEL bit prior to writing
the status register. Section 5 supports a single byte
read or write only. Continued reads or writes from this
section terminates the operation.
The state of the CCR can be read by performing a ran-
dom read at any address in the CCR at any time. This
returns the contents of that register location. Additional
registers are read by performing a sequential read. The
read instruction latches all Clock registers into a buffer,
so an update of the clock does not change the time
being read. A sequential read of the CCR will not result
in the output of data from the memory array. At the end
of a read, the master supplies a stop condition to end
the operation and free the bus. After a read of the
CCR, the address remains at the previous address +1
so the user can execute a current address read of the
CCR and continue reading the next Register.
ALARM REGISTERS
There are two alarm registers whose contents mimic
the contents of the RTC register, but add enable bits
and exclude the 24 hour time selection bit. The enable
bits specify which registers to use in the comparison
between the Alarm and Real Time Registers. For
example:
– Setting the Enable Month bit (EMOn*) bit in combi-
nation with other enable bits and a specific alarm
time, the user can establish an alarm that triggers at
the same time once a year.
*n = 0 for Alarm 0: N = 1 for Alarm 1
Table 1. Clock/Control Memory Map
Addr.
Type
Reg
Name
Bit
Range
D
01h
20h
00h
00h
00h
00h
00h
00h
00h
7
6
5
4
0
3
0
2
1
0
(optional)
RTCF
Y2K10
DY0
Y10
G10
D10
H10
M10
S10
003F
0037
0036
0035
0034
0033
0032
0031
0030
Status
RTC
(SRAM)
SR
Y2K
DW
YR
MO
DT
HR
MN
SC
BAT
0
0
Y23
0
0
MIL
0
0
AL1
0
0
Y22
0
0
0
M22
S22
AL0
Y2K21
0
Y21
0
D21
H21
M21
S21
RWEL
0
DY2
Y12
G12
D12
H12
M12
S12
WEL
0
DY1
Y11
G11
D11
H11
M11
S11
Y2K20
0
Y20
G20
D20
H20
M20
S20
Y2K13
0
Y13
G13
D13
H13
M13
S13
19/20
0-6
0-99
1-12
1-31
0-23
0-59
0-59
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1228S14Z-2.7T1 | EXT DIST RS232 DATA CBL DB25 MALE - DB25 FEMALE |
| X1228V14I-2.7A | RTC Module With CPU Supervisor |
| X1228V14I-4.5A | DIODE 05 TVS SO8 |
| X1228V14IZ | RTC Module With CPU Supervisor |
| X1228V14IZ-2.7A | RTC Module With CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1228V14Z-4.5A | 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1228ZY WAF | 制造商:Intersil Corporation 功能描述: |
| X122K | 制造商:IQD Frequency Products 功能描述:CRYSTAL OSCILLATOR 12.288000MHZ |
| X122-SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| X123-133.33M | 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。