- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371269 > X76F100M8 1K 128 x 8 Bit PDF資料下載
參數(shù)資料
| 型號(hào)： | X76F100M8 |
| 英文描述： | 1K 128 x 8 Bit |
| 中文描述： | 每1000 128 × 8位 |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大?。?/td> | 275K |
| 代理商： | X76F100M8 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
X76F100
Characteristics subject to change without notice.
2 of 16
REV 1.0 6/22/00
www.xicor.com
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of
the device.
Serial Data (SDA)
SDA is an open drain serial data input/output pin. Dur-
ing a read cycle, data is shifted out on this pin. During
a write cycle, data is shifted in on this pin. In all other
cases, this pin is in a high impedance state.
Chip Select (CS)
When CS is high, the X76F100 is deselected and the
SDA pin is at high impedance and unless an internal
write operation is underway, the X76F100 will be in
standby mode. CS low enables the X76F100, placing it
in the active mode.
Reset (RST)
RST is a device reset pin. When RST is pulsed high
while CS is low the X76F100 will output 32 bits of fixed
data which conforms to the standard for “synchronous
response to reset”. CS must remain LOW and the part
must not be in a write cycle for the response to reset to
occur. See Figure 7. If at any time during the response
to reset CS goes HIGH, the response to reset will be
aborted and the part will return to the standby state.
The response to reset is “mask programmable” only!
DEVICE OPERATION
The X76F100 memory array consists of fourteen
8-byte sectors. Read or write access to the array
always begins at the first address of the sector. Read
operations then can continue indefinitely. Write opera-
tions must total 8-bytes.
There are two primary modes of operation for the
X76F100; Protected READ and protected WRITE. Pro-
tected operations must be performed with one of two 8-
byte passwords.
The basic method of communication for the device is
established by first enabling the device (CS LOW),
generating a start condition, then transmitting a com-
mand, followed by the correct password. All parts will
be shipped from the factory with all passwords equal to
‘0’. The user must perform ACK Polling to determine
the validity of the password, before starting a data
transfer (see Acknowledge Polling.) Only after the cor-
rect password is accepted and a ACK polling has been
performed, can the data transfer occur.
To ensure the correct communication, RST must
remain LOW under all conditions except when running
a “Response to Reset sequence”.
Data is transferred in 8-bit segments, with each trans-
fer being followed by an ACK, generated by the receiv-
ing device.
If the X76F100 is in a nonvolatile write cycle a “no
ACK” (SDA=High) response will be issued in response
to loading of the command byte. If a stop is issued prior
to the nonvolatile write cycle the write operation will be
terminated and the part will reset and enter into a
standby mode.
The basic sequence is illustrated in Figure 1.
PIN NAMES
PIN CONFIGURATION
Symbol
CS
SDA
SCL
RST
V
CC
V
SS
NC
Description
Chip Select Input
Serial Data Input/Output
Serial Clock Input
Reset Input
Supply Voltage
Ground
No Connect
CS
SDA
V
CC
RST
SCL
NC
1
2
3
4
7
8
6
5
V
CC
RST
SCL
V
SS
NC
SDA
Smart Card
CS
NC
NC
GND
CS
SDA
V
CC
NC
RST
SCL
NC
1
2
3
4
7
8
6
5
V
SS
NC
V
SS
RST
SCL
SDA
1
2
3
4
7
8
6
5
V
CC
NC
CS
PDIP
SOIC
MSOP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X76F100M8-3.0 | 1K 128 x 8 Bit |
| X76F100M8I | 1K 128 x 8 Bit |
| X76F100M8I-3.0 | 1K 128 x 8 Bit |
| X76F100P | 1K 128 x 8 Bit |
| X76F100P-3.0 | 1K 128 x 8 Bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X76F100M8-3.0 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:1K 128 x 8 Bit |
| X76F100M8I | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:1K 128 x 8 Bit |
| X76F100M8I-3.0 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:1K 128 x 8 Bit |
| X76F100P | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:1K 128 x 8 Bit |
| X76F100P-3.0 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:1K 128 x 8 Bit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。