- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371280 > X9241YVM Quad E2POT⑩ Nonvolatile Digital Potentiometer PDF資料下載
參數(shù)資料
| 型號(hào)： | X9241YVM |
| 元件分類(lèi)： | 數(shù)字電位計(jì) |
| 英文描述： | Quad E2POT⑩ Nonvolatile Digital Potentiometer |
| 中文描述： | 四E2POT⑩非易失數(shù)字電位器 |
| 文件頁(yè)數(shù)： | 8/16頁(yè) |
| 文件大小： | 76K |
| 代理商： | X9241YVM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
8
X9241
Cascade Mode
The X9241 provides a mechanism for cascading the
arrays. That is, the sixty-three resistor elements of one
array may be cascaded (linked) with the resistor ele-
ments of an adjacent array.
Cascade Control Bits
The data byte, for the three-byte commands, contains 6
bits (LSBs) for defining the wiper position plus two high
order bits, CM (Cascade Mode) and DW (Disable Wiper).
The state of CM enables or disables (normal operation)
cascade mode. When the CM bit of the WCR is set to “0”
the potentiometer is in the normal operation mode.
When the CM bit of the WCR is set to “1” the potentiometer
is cascaded with its adjacent higher order potentiometer.
For example; if bit 7 of WCR2 is set to “1”, pot 2 will be
cascaded to pot 3.
The state of DW enables or disables the wiper. When the
Figure 9. Cascading Arrays
DW bit of the WCR is set to “0” the wiper is enabled;
when set to “1” the wiper is disabled. If the wiper is
disabled, the wiper terminal will be electrically isolated
and float.
When operating in cascade mode VH, VL and the wiper
terminals of the cascaded arrays must be electrically
connected externally. All but one of the wipers must be
disabled. The user can alter the wiper position by writing
directly to the WCR or indirectly by transferring the
contents of the data registers to the WCR or by using the
Increment/Decrement command.
When using the Increment/Decrement command the
wiper position will automatically transition between
arrays. The current position of the wiper can be deter-
mined by reading the WCR registers; if the DW bit is “0”,
the wiper in that array is active. If the current wiper
position is to be maintained, a global XFR WCR to Data
Register command must be issued before power-down.
3864 ILL F16.1
VH0
VL0
VW0
VL1
VH1
VW1
VL2
VH2
VW2
VL3
VH3
VW3
POT 0
WCR0
POT 1
WCR1
POT 2
WCR2
POT 3
WCR3
EXTERNAL
CONNECTION
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9241UVM | Quad E2POT⑩ Nonvolatile Digital Potentiometer |
| X9251 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24-2.7 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24I | Quad Digitally-Controlled (XDCP) Potentiometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9250 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Noise/Low Power/SPI Bus/256 Taps |
| X9250_06 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Quad Digitally Controlled Potentiometers |
| X9250-2.7 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Noise/Low Power/SPI Bus/256 Taps |
| X9250TB24 | 制造商:XICOR 制造商全稱(chēng):Xicor Inc. 功能描述:Quad Digitally Controlled Potentiometers (XDCP) |
| X9250TB24-2.7 | 制造商:XICOR 制造商全稱(chēng):Xicor Inc. 功能描述:Quad Digitally Controlled Potentiometers (XDCP) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。