參數(shù)資料
型號(hào)： X9520
英文描述： Triple DCP, POR, 2 kbit EEPROM Memory, Dual Voltage Monitors(3個(gè)DCP,上電復(fù)位,2k位串行EEPROM,分別的雙電壓監(jiān)控器端電壓-1.0~+15V)
中文描述： 三氯酚，葡萄牙，2千比特EEPROM存儲(chǔ)器，雙電壓監(jiān)視器（3個(gè)副處長(zhǎng)，上電復(fù)位和2K位串行EEPROM中，分別的雙電壓監(jiān)控器端電壓-1.0?15V的）
文件頁(yè)數(shù)： 13/34頁(yè)
文件大?。?/td> 210K
代理商： X9520
REV 1.3 4/13/04
Characteristics subject to change without notice.
13 of 34
www.xicor.com
X9520
– Preliminary Information
ter now responds with an ACKNOWLEDGE, indicating it
requires additional data. The X9520 continues to output a
Data Byte for each ACKNOWLEDGE received. The mas-
ter terminates the read operation by not responding with
an ACKNOWLEDGE and instead issuing a STOP condi-
tion.
The data output is sequential, with the data from address
n followed by the data from address n + 1. The address
counter for read operations increments through the entire
memory contents to be serially read during one operation.
At the end of the address space the counter “rolls over” to
address 00h and the device continues to output data for
each ACKNOWLEDGE received (Refer to Figure 16.).
CONTROL AND STATUS REGISTER
The Control and Status (CONSTAT) Register provides the
user with a mechanism for changing and reading the sta-
tus of various parameters of the X9520 (See Figure 17).
The CONSTAT register is a combination of both volatile
and nonvolatile bits. The nonvolatile bits of the CONSTAT
register retain their stored values even when V1 / Vcc is
powered down, then powered back up. The volatile bits
however, will always power up to a known logic state “0”
(irrespective of their value at power down).
A detailed description of the function of each of the CON-
STAT register bits follows:
WEL: Write Enable Latch (Volatile)
The WEL bit controls the Write Enable status of the entire
X9520 device. This bit must first be enabled before ANY
write operation (to DCPs, EEPROM memory array, or the
CONSTAT register). If the WEL bit is not first enabled,
then ANY proceeding (volatile or nonvolatile) write opera-
tion to DCPs, EEPROM array, as well as the CONSTAT
register, is aborted and no ACKNOWLEDGE is issued
after a Data Byte.
The WEL bit is a volatile latch that powers up in the dis-
abled, LOW (0) state. The WEL bit is enabled / set by writ-
ing 00000010 to the CONSTAT register. Once enabled,
the WEL bit remains set to “1” until either it is reset to “0”
(by writing 00000000 to the CONSTAT register) or until
the X9520 powers down, and then up again.
Writes to the WEL bit do not cause an internal high volt-
age write cycle. Therefore, the device is ready for another
operation immediately after a STOP condition is executed
in the CONSTAT Write command sequence (See Figure
18).
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit controls the (CONSTAT) Register Write
Enable status of the X9520. Therefore, in order to write to
any of the bits of the CONSTAT Register (except WEL),
the RWEL bit must first be set to “1”. The RWEL bit is a
volatile bit that powers up in the disabled, LOW (“0”) state.
It must be noted that the RWEL bit can only be set, once
the WEL bit has first been enabled (See "CONSTAT Reg-
ister Write Operation").
The RWEL bit will reset itself to the default “0” state, in
one of three cases:
—After a successful write operation to any bits of the
CONSTAT register has been completed (See Figure
18).
—When the X9520 is powered down.
—When attempting to write to a Block Lock protected
region of the EEPROM memory (See "BL1, BL0: Block
Lock protection bits - (Nonvolatile)", below).
BL1, BL0: Block Lock protection bits - (Nonvolatile)
The Block Lock protection bits (BL1 and BL0) are used to:
—Inhibit a write operation from being performed to certain
addresses of the EEPROM memory array
—Inhibit a DCP write operation (changing the “wiper posi-
tion”).
Bit(s)
Description
WEL
Write Enable Latch bit
RWEL
Register Write Enable Latch bit
V2OS
V2 Output Status flag
V3OS
V3 Output Status flag
BL1 - BL0
Sets the Block Lock partition
POR1 - POR0 Sets the Power On Reset time
POR1
WEL
POR0
CS5
CS6
CS7
CS4
CS3
CS2
CS1
CS0
V3OS
V2OS
BL0
BL1
RWEL
Figure 17. CONSTAT Register Format
NV
NV
NV
NV
NOTE: Bits labelled NV are nonvolatile (See “CONTROL AND STATUS REGISTER”).
相關(guān)PDF資料
PDF描述
X9521 Dual DCP, EEPROM Memory
X9521 Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules
X9521V20I Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules
X95820 Dual Digitally Controlled Potentiometers (XDCP)(雙數(shù)控電位器)
X95840 Quad Digital Controlled Potentiometers (XDCP)(四數(shù)控電位器（XDCP）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9520_06 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9520_07 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9520B20IA 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
X9520B20I-A 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤(pán) 安裝類(lèi)型:表面貼裝
X9520B20I-AT1 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤(pán) 安裝類(lèi)型:表面貼裝
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*