- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372540 > X9520 Triple DCP, POR, 2 kbit EEPROM Memory, Dual Voltage Monitors(3個DCP,上電復位,2k位串行EEPROM,分別的雙電壓監(jiān)控器端電壓-1.0~+15V) PDF資料下載
參數(shù)資料
| 型號： | X9520 |
| 英文描述： | Triple DCP, POR, 2 kbit EEPROM Memory, Dual Voltage Monitors(3個DCP,上電復位,2k位串行EEPROM,分別的雙電壓監(jiān)控器端電壓-1.0~+15V) |
| 中文描述： | 三氯酚，葡萄牙，2千比特EEPROM存儲器，雙電壓監(jiān)視器（3個副處長，上電復位和2K位串行EEPROM中，分別的雙電壓監(jiān)控器端電壓-1.0?15V的） |
| 文件頁數(shù)： | 18/34頁 |
| 文件大?。?/td> | 210K |
| 代理商： | X9520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
REV 1.3 4/13/04
Characteristics subject to change without notice.
18 of 34
www.xicor.com
X9520
– Preliminary Information
V
TRIPx
. The STOP bit following a valid write operation
initiates the programming sequence. Pin WP must then
be brought LOW to complete the operation (See Figure
23). The user does not have to set the WEL bit in the
CONSTAT register before performing this write
sequence.
Setting a Lower V
TRIPx
Voltage (x=1,2,3).
In order to set V
TRIPx
to a lower voltage than the
present value, then V
TRIPx
must first be “reset” accord-
ing to the procedure described below. Once V
TRIPx
has been “reset”, then V
TRIPx
can be set to the desired
voltage using the procedure described in “Setting a
Higher V
TRIPx
Voltage”.
Resetting the V
TRIPx
Voltage (x=1,2,3).
To reset a V
TRIPx
voltage, apply the programming volt-
age (Vp) to the WP pin before a START condition is set
up on SDA. Next, issue on the SDA pin the Slave
Address A0h followed by the Byte Address 03h for
V
TRIP1
, 0Bh for V
TRIP2
, and 0Fh for V
TRIP3
, followed
by 00h for the Data Byte in order to reset V
TRIPx
. The
STOP bit following a valid write operation initiates the
programming sequence. Pin WP must then be brought
LOW to complete the operation (See Figure 23).The
user does not have to set the WEL bit in the CONSTAT
register before performing this write sequence.
After being reset, the value of V
TRIPx
becomes a nomi-
nal value of 1.7V.
V
TRIPx
Accuracy (x=1,2,3).
The accuracy with which the V
TRIPx
thresholds are set,
can be controlled using the iterative process shown in Fig-
ure 24.
If the desired threshold is less that the present threshold
voltage, then it must first be “reset” (See "Resetting the
VTRIPx Voltage (x=1,2,3).").
The desired threshold voltage is then applied to the
appropriate input pin (V1 / Vcc, V2 or V3) and the proce-
dure described in Section “Setting a Higher V
TRIPx
Voltage“ must be followed.
Once the desired V
TRIPx
threshold has been set, the error
between the desired and (new) actual set threshold can
be determined. This is achieved by applying V1 / Vcc to
the device, and then applying a test voltage higher than
the desired threshold voltage, to the input pin of the volt-
age monitor circuit whose V
TRIPx
was programmed. For
example, if V
TRIP2
was set to a desired level of 3.0 V, then
a test voltage of 3.4 V may be applied to the voltage moni-
tor input pin V2. In the case of setting of V
TRIP1
then only
V1 / Vcc need be applied. In all cases, care should be
taken not to exceed the maximum input voltage limits.
After applying the test voltage to the voltage monitor input
pin, the test voltage can be decreased (either in discrete
steps, or continuously) until the output of the voltage mon-
itor circuit changes state. At this point, the error between
the actual / measured, and desired threshold levels is cal-
culated.
For example, the desired threshold for V
TRIP2
is set to 3.0
V, and a test voltage of 3.4 V was applied to the input pin
V2 (after applying power to V1 / Vcc). The input voltage is
decreased, and found to trip the associated output level of
pin V2RO from a LOW to a HIGH, when V2 reaches 3.09
V. From this, it can be calculated that the programming
error is 3.09 - 3.0 = 0.09 V.
SDA
A0h
0 1 2 3 4 5 6 7
SCL
0 1 2 3 4 5 6 7
WP
V
P
0 1 2 3 4 5 6 7
Figure 23. Resetting the V
TRIPx
Level
03h
Resets
VTRIP1
0Bh
Resets
VTRIP2
0Fh
Resets
VTRIP3
Data Byte
00h
S
T
A
R
T
All others Reserved.
相關PDF資料 |
PDF描述 |
|---|---|
| X9521 | Dual DCP, EEPROM Memory |
| X9521 | Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules |
| X9521V20I | Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules |
| X95820 | Dual Digitally Controlled Potentiometers (XDCP)(雙數(shù)控電位器) |
| X95840 | Quad Digital Controlled Potentiometers (XDCP)(四數(shù)控電位器（XDCP）) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X9520_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520B20IA | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520B20I-A | 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應商設備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9520B20I-AT1 | 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應商設備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。