參數(shù)資料
型號(hào): XA3S1600E-4FGG400Q
廠商: Xilinx Inc
文件頁(yè)數(shù): 9/37頁(yè)
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3E 1600K 400FBGA
標(biāo)準(zhǔn)包裝: 60
系列: Spartan®-3E XA
LAB/CLB數(shù): 3688
邏輯元件/單元數(shù): 33192
RAM 位總計(jì): 663552
輸入/輸出數(shù): 304
門數(shù): 1600000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 400-BGA
供應(yīng)商設(shè)備封裝: 400-FBGA(21x21)
DS635 (v2.0) September 9, 2009
Product Specification
17
R
Table 16: Propagation Times for the IOB Input Path
Symbol
Description
Conditions
IFD_
DELAY_
VALUE
Device
-4 Speed
Grade
Units
Max
Propagation Times
TIOPLI
The time it takes for data to
travel from the Input pin through
the IFF latch to the I output with
no input delay programmed
LVCMOS25(2),
IFD_DELAY_VALUE = 0
0
All
2.25
ns
TIOPLID
The time it takes for data to
travel from the Input pin through
the IFF latch to the I output with
the input delay programmed
LVCMOS25(2),
IFD_DELAY_VALUE =
default software setting
2
XA3S100E
5.97
ns
3
XA3S250E
6.33
ns
2
XA3S500E
6.49
ns
5
XA3S1200E
8.15
ns
4
XA3S1600E
7.16
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in
2.
This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is
true, add the appropriate Input adjustment from Table 17.
Table 17: Input Timing Adjustments by IOSTANDARD
Convert Input Time from
LVCMOS25 to the Following
Signal Standard
(IOSTANDARD)
Add the
Adjustment Below
Units
-4 Speed Grade
Single-Ended Standards
LVTTL
0.43
ns
LVCMOS33
0.43
ns
LVCMOS25
0
ns
LVCMOS18
0.98
ns
LVCMOS15
0.63
ns
LVCMOS12
0.27
ns
PCI33_3
0.42
ns
HSTL_I_18
0.12
ns
HSTL_III_18
0.17
ns
SSTL18_I
0.30
ns
SSTL2_I
0.15
ns
Differential Standards
LVDS_25
0.49
ns
BLVDS_25
0.39
ns
MINI_LVDS_25
0.49
ns
LVPECL_25
0.27
ns
RSDS_25
0.49
ns
DIFF_HSTL_I_18
0.49
ns
DIFF_HSTL_III_18
0.49
ns
DIFF_SSTL18_I
0.30
ns
DIFF_SSTL2_I
0.32
ns
Notes:
1.
The numbers in this table are tested using the methodology
presented in Table 19 and are based on the operating conditions
set forth in Table 6, Table 9, and Table 11.
2.
These adjustments are used to convert input path times originally
specified for the LVCMOS25 standard to times that correspond to
other signal standards.
Table 17: Input Timing Adjustments by IOSTANDARD
Convert Input Time from
LVCMOS25 to the Following
Signal Standard
(IOSTANDARD)
Add the
Adjustment Below
Units
-4 Speed Grade
相關(guān)PDF資料
PDF描述
XA6SLX45T-2CSG324Q IC FPGA SPARTAN 6 324CSGBGA
XCV100E-7CS144I IC FPGA 1.8V I-TEMP 144-CSBGA
XC6SLX75T-N3CSG484C IC FPGA SPARTAN-6 484CSBGA
GCB108DHBS CONN EDGECARD 216PS R/A .050 SLD
AYM40DRMT-S288 CONN EDGECARD 80POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S1600E-4FGG484I 功能描述:IC FPGA SPARTAN-3E 1600K 484FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1600E-4FGG484Q 功能描述:IC FPGA SPARTAN-3E 1600K 484FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S200-4FTG256I 功能描述:IC FPGA SPARTAN-3 200K 256-FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S200-4FTG256Q 功能描述:IC FPGA SPARTAN-3 200K 256-FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S200-4PQG208I 功能描述:IC FPGA SPARTAN-3 200K 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)