參數(shù)資料
型號(hào)： XC3090L-8PC84I
廠商： Xilinx Inc
文件頁(yè)數(shù)： 14/76頁(yè)
文件大?。?/td> 0K
描述： IC FPGA 3.3V I-TEMP 84-PLCC
產(chǎn)品變化通告： XC3000(L) Discontinuation 01/Feb/2003
標(biāo)準(zhǔn)包裝： 15
系列： XC3000A/L
LAB/CLB數(shù)： 320
RAM 位總計(jì)： 64160
輸入/輸出數(shù)： 70
門數(shù)： 6000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 84-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 84-PLCC
R
November 9, 1998 (Version 3.1)
7-23
XC3000 Series Field Programmable Gate Arrays
7
Special Configuration Functions
The configuration data includes control over several spe-
cial functions in addition to the normal user logic functions
and interconnect.
Input thresholds
Readback disable
DONE pull-up resistor
DONE timing
RESET timing
Oscillator frequency divided by two
Each of these functions is controlled by configuration data
bits which are selected as part of the normal development
system bitstream generation process.
Input Thresholds
Prior to the completion of configuration all FPGA input
thresholds are TTL compatible. Upon completion of config-
uration, the input thresholds become either TTL or CMOS
compatible as programmed. The use of the TTL threshold
option requires some additional supply current for thresh-
old shifting. The exception is the threshold of the
PWRDWN input and direct clocks which always have a
CMOS input. Prior to the completion of configuration the
user I/O pins each have a high impedance pull-up. The
configuration program can be used to enable the IOB
pull-up resistors in the Operational mode to act either as an
input load or to avoid a floating input on an otherwise
unused pin.
Readback
The contents of a Field Programmable Gate Array may be
read back if it has been programmed with a bitstream in
which the Readback option has been enabled. Readback
may be used for verification of configuration and as a
method of determining the state of internal logic nodes dur-
ing debugging. There are three options in generating the
configuration bitstream.
“Never” inhibits the Readback capability.
“One-time,” inhibits Readback after one Readback has
been executed to verify the configuration.
“On-command” allows unrestricted use of Readback.
Readback is accomplished without the use of any of the
user I/O pins; only M0, M1 and CCLK are used. The initia-
tion of Readback is produced by a Low to High transition of
the M0/RTRIG (Read Trigger) pin. The CCLK input must
then be driven by external logic to read back the configura-
tion data. The first three Low-to-High CCLK transitions
clock out dummy data. The subsequent Low-to-High CCLK
transitions shift the data frame information out on the
M1/RDATA (Read Data) pin. Note that the logic polarity is
always inverted, a zero in configuration becomes a one in
Readback, and vice versa. Note also that each Readback
frame has one Start bit (read back as a one) but, unlike in
configuration, each Readback frame has only one Stop bit
(read back as a zero). The third leading dummy bit men-
tioned above can be considered the Start bit of the first
frame. All data frames must be read back to complete the
process and return the Mode Select and CCLK pins to their
normal functions.
Readback data includes the current state of each CLB
flip-flop, each input flip-flop or latch, and each device pad.
These data are imbedded into unused configuration bit
positions during Readback. This state information is used
by the development system In-Circuit Verifier to provide
visibility into the internal operation of the logic while the
system is operating. To readback a uniform time-sample of
all storage elements, it may be necessary to inhibit the sys-
tem clock.
Reprogram
To initiate a re-programming cycle, the dual-function pin
DONE/PROG must be given a High-to-Low transition. To
reduce sensitivity to noise, the input signal is filtered for two
cycles of the FPGA internal timing generator. When repro-
gram begins, the user-programmable I/O output buffers are
disabled and high-impedance pull-ups are provided for the
package pins. The device returns to the Clear state and
clears the configuration memory before it indicates ‘initial-
ized’. Since this Clear operation uses chip-individual inter-
nal timing, the master might complete the Clear operation
and then start configuration before the slave has completed
the Clear operation. To avoid this problem, the slave INIT
pins must be AND-wired and used to force a RESET on the
master (see Figure 25). Reprogram control is often imple-
mented using an external open-collector driver which pulls
DONE/PROG Low. Once a stable request is recognized,
the DONE/PROG pin is held Low until the new configura-
tion has been completed. Even if the re-program request is
externally held Low beyond the configuration period, the
FPGA will begin operation upon completion of configura-
tion.
DONE Pull-up
DONE/PROG is an open-drain I/O pin that indicates the
FPGA is in the operational state. An optional internal
pull-up resistor can be enabled by the user of the develop-
ment system. The DONE/PROG pins of multiple FPGAs in
a daisy-chain may be connected together to indicate all are
DONE or to direct them all to reprogram.
DONE Timing
The timing of the DONE status signal can be controlled by
a selection to occur either a CCLK cycle before, or after, the
outputs going active. See Figure 22. This facilitates control
of external functions such as a PROM enable or holding a
system in a wait state.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
FMC18DREN-S13 CONN EDGECARD 36POS .100 EXTEND
FMC18DREH-S13 CONN EDGECARD 36POS .100 EXTEND
FMM28DSEF CONN EDGECARD 56POS .156 EYELET
FMM28DRKF CONN EDGECARD 56POS DIP .156 SLD
AMC30DRAS-S734 CONN EDGECARD 60POS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC31 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:Temperature Controlled Voltage Regulators
XC3100 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3100A 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3100A/L 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3100L 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*