參數(shù)資料
型號： XC4020XL-3PQ240I
廠商： Xilinx Inc
文件頁數(shù)： 4/68頁
文件大?。?/td> 0K
描述： IC FPGA I-TEMP 3.3V 3SPD 240PQFP
產(chǎn)品變化通告： XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標準包裝： 1
系列： XC4000E/X
LAB/CLB數(shù)： 784
邏輯元件/單元數(shù)： 1862
RAM 位總計： 25088
輸入/輸出數(shù)： 192
門數(shù)： 20000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 240-BFQFP
供應商設備封裝： 240-PQFP（32x32）
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-16
May 14, 1999 (Version 1.6)
Figure 8 shows the write timing for level-sensitive, sin-
gle-port RAM.
The relationships between CLB pins and RAM inputs and
outputs for single-port level-sensitive mode are shown in
Figure 9 and Figure 10 show block diagrams of a CLB con-
gured as 16x2 and 32x1 level-sensitive, single-port RAM.
Initializing RAM at Conguration
Both RAM and ROM implementations of the XC4000
Series devices are initialized during conguration. The ini-
tial contents are dened via an INIT attribute or property
attached to the RAM or ROM symbol, as described in the
schematic library guide. If not dened, all RAM contents
are initialized to all zeros, by default.
RAM initialization occurs only during conguration. The
RAM content is not affected by Global Set/Reset.
Table 7: Single-Port Level-Sensitive RAM Signals
G'
G1 G4
F1 F4
WRITE
DECODER
1 of 16
DIN
16-LATCH
ARRAY
X6748
4
MUX
F'
WRITE
DECODER
1 of 16
DIN
16-LATCH
ARRAY
READ
ADDRESS
READ
ADDRESS
WRITE PULSE
LATCH
ENABLE
LATCH
ENABLE
K
(CLOCK)
WRITE PULSE
MUX
4
C1 C4
4
WE
D1
D0
EC
Figure 7: 16x1 Edge-Triggered Dual-Port RAM
RAM Signal
CLB Pin
Function
D
D0 or D1
Data In
A[3:0]
F1-F4 or G1-G4
Address
WE
Write Enable
O
F’ or G’
Data Out
WC
T
ADDRESS
WRITE ENABLE
DATA IN
AS
T
WP
T
DS
T
DH
T
REQUIRED
AH
T
X6462
Figure 8: Level-Sensitive RAM Write Timing
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
XC4020XL-3PQ240C IC FPGA C-TEMP 3.3V 3SPD 240PQFP
ABB106DHBT-S621 CONN EDGECARD 212PS R/A .050 SLD
ACB106DHBT-S621 EDGECARD 212POS DIP R/A .050 SLD
MC8641DTVU1333JE IC MPU DUAL CORE E600 1023FCCBGA
MC7457TRX1000NC IC MPU RISC 32BIT 483FCCBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC4020XLA-07PQ160C 制造商:Xilinx 功能描述:
XC4020XLA-08BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:FPGA, 784 CLBS, 13000 GATES, 263 MHz, 256 Pin Plastic BGA
XC4020XLA-09BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:
XC4020XLA09C-BG256AKP 制造商:Xilinx 功能描述:
XC4020XLA-09PQ160C 制造商:Xilinx 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*