參數(shù)資料
型號: XC4020XL-3PQ240I
廠商: Xilinx Inc
文件頁數(shù): 55/68頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 240PQFP
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC4000E/X
LAB/CLB數(shù): 784
邏輯元件/單元數(shù): 1862
RAM 位總計: 25088
輸入/輸出數(shù): 192
門數(shù): 20000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
R
May 14, 1999 (Version 1.6)
6-63
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 55: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
RCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. The rst Data byte is loaded and CCLK starts at the end of the rst RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4020XL-3PQ240C IC FPGA C-TEMP 3.3V 3SPD 240PQFP
ABB106DHBT-S621 CONN EDGECARD 212PS R/A .050 SLD
ACB106DHBT-S621 EDGECARD 212POS DIP R/A .050 SLD
MC8641DTVU1333JE IC MPU DUAL CORE E600 1023FCCBGA
MC7457TRX1000NC IC MPU RISC 32BIT 483FCCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4020XLA-07PQ160C 制造商:Xilinx 功能描述:
XC4020XLA-08BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:FPGA, 784 CLBS, 13000 GATES, 263 MHz, 256 Pin Plastic BGA
XC4020XLA-09BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:
XC4020XLA09C-BG256AKP 制造商:Xilinx 功能描述:
XC4020XLA-09PQ160C 制造商:Xilinx 功能描述: