參數(shù)資料
型號(hào): XC4085XL-3BG560I
廠商: Xilinx Inc
文件頁數(shù): 16/68頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 560MBGA
產(chǎn)品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標(biāo)準(zhǔn)包裝: 12
系列: XC4000E/X
LAB/CLB數(shù): 3136
邏輯元件/單元數(shù): 7448
RAM 位總計(jì): 100352
輸入/輸出數(shù): 448
門數(shù): 85000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 560-LBGA,金屬
供應(yīng)商設(shè)備封裝: 560-MBGA(42.5x42.5)
R
May 14, 1999 (Version 1.6)
6-27
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Wide Edge Decoders
Dedicated decoder circuitry boosts the performance of
wide decoding functions. When the address or data eld is
wider than the function generator inputs, FPGAs need
multi-level decoding and are thus slower than PALs.
XC4000 Series CLBs have nine inputs. Any decoder of up
to nine inputs is, therefore, compact and fast. However,
there is also a need for much wider decoders, especially for
address decoding in large microprocessor systems.
An XC4000 Series FPGA has four programmable decoders
located on each edge of the device. The inputs to each
decoder are any of the IOB I1 signals on that edge plus one
local interconnect per CLB row or column. Each row or col-
umn of CLBs provides up to three variables or their compli-
ments., as shown in Figure 23. Each decoder generates a
High output (resistor pull-up) when the AND condition of
the selected inputs, or their complements, is true. This is
analogous to a product term in typical PAL devices.
Each of these wired-AND gates is capable of accepting up
to 42 inputs on the XC4005E and 72 on the XC4013E.
There are up to 96 inputs for each decoder on the
XC4028X and 132 on the XC4052X.
The decoders may
also be split in two when a larger number of narrower
decoders are required, for a maximum of 32 decoders per
device.
The decoder outputs can drive CLB inputs, so they can be
combined with other logic to form a PAL-like AND/OR struc-
ture. The decoder outputs can also be routed directly to the
chip outputs. For fastest speed, the output should be on the
same chip edge as the decoder. Very large PALs can be
emulated by ORing the decoder outputs in a CLB. This
decoding feature covers what has long been considered a
weakness of older FPGAs. Users often resorted to external
PALs for simple but fast decoding functions. Now, the dedi-
cated decoders in the XC4000 Series device can imple-
ment these functions fast and efciently.
To use the wide edge decoders, place one or more of the
WAND library symbols (WAND1, WAND4, WAND8,
WAND16). Attach a DECODE attribute or property to each
WAND symbol. Tie the outputs together and attach a PUL-
LUP symbol. Location attributes or properties such as L
(left edge) or TR (right half of top edge) should also be used
to ensure the correct placement of the decoder inputs.
On-Chip Oscillator
XC4000 Series devices include an internal oscillator. This
oscillator is used to clock the power-on time-out, for cong-
uration memory clearing, and as the source of CCLK in
Master conguration modes. The oscillator runs at a nomi-
nal 8 MHz frequency that varies with process, Vcc, and
temperature. The output frequency falls between 4 and 10
MHz.
D
N
D
C
D
B
D
A
AB
C
N
Z = D
A
A + D
B
B + D
C
C + D
N
N
~100 k
"Weak Keeper"
X6466
BUFT
Figure 22: 3-State Buffers Implement a Multiplexer
IOB
B
A
INTERCONNECT
(
C) .....
(A B C) .....
.I1
X2627
C
Figure 23: XC4000 Series Edge Decoding Example
F16K
F500K
F8M
F490
F15
X6703
OSC4
Figure 24: XC4000 Series Oscillator Symbol
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4VLX100-10FFG1513C IC FPGA VIRTEX-4 100K 1513-FBGA
XC4VLX25-12FFG676C IC FPGA VIRTEX-4 LX 25K 676-FBGA
XC5202-5PQ100C IC - FPGA SPEED GRADE 5 COM TEMP
XC56309AG100AR2 IC DSP 24BIT 100MHZ 144-LQFP
XC56L307VF160 IC DSP 24BIT FIXED POINT 196-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4085XL-3PG559C 制造商:Xilinx 功能描述:
XC4085XL-3PG559I 制造商:Xilinx 功能描述:
XC4085XLA-07BG432C 制造商:Xilinx 功能描述:
XC4085XLA-07BG560C 制造商:Xilinx 功能描述:FPGA, 3136 CLBS, 55000 GATES, 294 MHz, PBGA560
XC4085XLA-07BG560C0314 制造商:Xilinx 功能描述: