- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1973 > XC4085XL-3BG560I (Xilinx Inc)IC FPGA I-TEMP 3.3V 3SPD 560MBGA PDF資料下載
參數(shù)資料
| 型號： | XC4085XL-3BG560I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 47/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA I-TEMP 3.3V 3SPD 560MBGA |
| 產(chǎn)品變化通告： | XC4000(XL,XLA,E) Discontinuation 15/Nov/2004 |
| 標準包裝： | 12 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 3136 |
| 邏輯元件/單元數(shù)： | 7448 |
| RAM 位總計： | 100352 |
| 輸入/輸出數(shù)： | 448 |
| 門數(shù)： | 85000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 560-LBGA，金屬 |
| 供應商設備封裝： | 560-MBGA（42.5x42.5） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
R
May 14, 1999 (Version 1.6)
6-55
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Readback
The user can read back the content of conguration mem-
ory and the level of certain internal nodes without interfer-
ing with the normal operation of the device.
Readback not only reports the downloaded conguration
bits, but can also include the present state of the device,
represented by the content of all ip-ops and latches in
CLBs and IOBs, as well as the content of function genera-
tors used as RAMs.
Note that in XC4000 Series devices, conguration data is
not inverted with respect to conguration as it is in XC2000
and XC3000 families.
XC4000 Series Readback does not use any dedicated
pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA,
RDBK.RIP and RDBK.CLK) that can be routed to any IOB.
To access the internal Readback signals, place the READ-
BACK library symbol and attach the appropriate pad sym-
bols, as shown in Figure 49.
After Readback has been initiated by a High level on
RDBK.TRIG after conguration, the RDBK.RIP (Read In
Progress) output goes High on the next rising edge of
RDBK.CLK. Subsequent rising edges of this clock shift out
Readback data on the RDBK.DATA net.
Readback data does not include the preamble, but starts
with ve dummy bits (all High) followed by the Start bit
(Low) of the rst frame. The rst two data bits of the rst
frame are always High.
Each frame ends with four error check bits. They are read
back as High. The last seven bits of the last frame are also
read back as High. An additional Start bit (Low) and an
11-bit Cyclic Redundancy Check (CRC) signature follow,
before RDBK.RIP returns Low.
DONE
*
**
QS
R
1
0
1
0
1
0
1
0
1
GSR ENABLE
GSR INVERT
STARTUP.GSR
STARTUP.GTS
GTS INVERT
GTS ENABLE
CONTROLLED BY STARTUP SYMBOL
IN THE USER SCHEMATIC (SEE
LIBRARIES GUIDE)
GLOBAL SET/RESET OF
ALL CLB AND IOB FLIP-FLOP
IOBs OPERATIONAL PER CONFIGURATION
GLOBAL 3-STATE OF ALL IOBs
Q2
Q3
Q1/Q4
DONE
IN
STARTUP
Q0
Q1
Q2
Q3
Q4
M
" FINISHED "
ENABLES BOUNDARY
SCAN, READBACK AND
CONTROLS THE OSCILLATOR
K
SQ
K
DQ
K
DQ
K
DQ
K
DQ
FULL
LENGTH COUNT
CLEAR MEMORY
CCLK
STARTUP.CLK
USER NET
CONFIGURATION BIT OPTIONS SELECTED BY USER IN "MAKEBITS"
X1528
Figure 48: Start-up Logic
Product Obsolete or Under Obsolescence
相關PDF資料 |
PDF描述 |
|---|---|
| XC4VLX100-10FFG1513C | IC FPGA VIRTEX-4 100K 1513-FBGA |
| XC4VLX25-12FFG676C | IC FPGA VIRTEX-4 LX 25K 676-FBGA |
| XC5202-5PQ100C | IC - FPGA SPEED GRADE 5 COM TEMP |
| XC56309AG100AR2 | IC DSP 24BIT 100MHZ 144-LQFP |
| XC56L307VF160 | IC DSP 24BIT FIXED POINT 196-BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC4085XL-3PG559C | 制造商:Xilinx 功能描述: |
| XC4085XL-3PG559I | 制造商:Xilinx 功能描述: |
| XC4085XLA-07BG432C | 制造商:Xilinx 功能描述: |
| XC4085XLA-07BG560C | 制造商:Xilinx 功能描述:FPGA, 3136 CLBS, 55000 GATES, 294 MHz, PBGA560 |
| XC4085XLA-07BG560C0314 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。