參數(shù)資料
型號(hào): XC4VFX12-10FFG668I
廠商: Xilinx Inc
文件頁(yè)數(shù): 22/58頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 FX 12K 668FCBGA
標(biāo)準(zhǔn)包裝: 40
系列: Virtex®-4 FX
LAB/CLB數(shù): 1368
邏輯元件/單元數(shù): 12312
RAM 位總計(jì): 663552
輸入/輸出數(shù): 320
電源電壓: 1.14 V ~ 1.26 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 668-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 668-FCBGA
配用: HW-V4-ML403-UNI-G-ND - EVALUATION PLATFORM VIRTEX-4
HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
29
Input Delay Switching Characteristics
Table 35: Input Delay Switching Characteristics
Symbol
Description
Speed Grade
Units
-12
-11
-10
IDELAYCTRL
TIDELAYCTRLCO_RDY
Reset to Ready for IDELAYCTRL
(Maximum)
3.00
s
FIDELAYCTRL_REF
REFCLK frequency
200
MHz
IDELAYCTRL_REF_PRECISION(2)
REFCLK precision
±10
MHz
TIDELAYCTRL_RPW
Minimum Reset pulse width
50.0
ns
IDELAY
TIDELAYRESOLUTION
IDELAY Chain Delay Resolution
75
ps
TIDELAYTOTAL_ERR
Cumulative delay at a given tap(3)
[(tap
1) x 75 +34]
± 0.07[(tap 1) x 75 +34]
ps
TIDELAYPAT_JIT
Pattern dependent period jitter in delay
chain for clock pattern
00
0
Note (4)
Pattern dependent period jitter in delay
chain for random data pattern (PRBS 23)
10 ± 2
Note (4)
FMAX
C clock maximum frequency
300
250
MHz
Notes:
1.
Refer to Xilinx Application Note XAPP707 for details on IDELAY timing characteristics.
2.
See the “REFCLK - Reference Clock” section (specific to IDELAYCTRL) in the Virtex-4 FPGA User Guide: Chapter 7, SelectIO Logic Resources.
3.
This value accounts for tap 0, an anomaly in the tap chain with an average value of 34 ps.
4.
Units in ps peak-to-peak per tap.
相關(guān)PDF資料
PDF描述
RCB106DHBD-S621 EDGECARD 212POS DIP R/A .050 SLD
XCV200E-7FG256C IC FPGA 1.8V C-TEMP 256-FBGA
23A256T-I/ST IC SRAM 256KBIT 20MHZ 8TSSOP
XCV200E-6FG256I IC FPGA 1.8V I-TEMP 256-FBGA
ACB95DHNT CONN EDGECARD 190PS .050 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VFX12-10SF363C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 12312 CELLS 90NM 1.2V 363FCBGA - Trays
XC4VFX12-10SF363CES 制造商:Xilinx 功能描述:
XC4VFX12-10SF363I 功能描述:IC FPGA VIRTEX-4FX 363FCBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-10SFG363C 功能描述:IC FPGA VIRTEX-4 FX 12K 363FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-10SFG363I 功能描述:IC FPGA VIRTEX-4 FX 12K 363FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5