參數資料
型號: XC4VSX55-10FFG1148C
廠商: Xilinx Inc
文件頁數: 8/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 55K 1148-FBGA
標準包裝: 1
系列: Virtex®-4 SX
LAB/CLB數: 6144
邏輯元件/單元數: 55296
RAM 位總計: 5898240
輸入/輸出數: 640
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1148-BBGA,FCBGA
供應商設備封裝: 1148-FCPBGA(35x35)
其它名稱: 122-1500
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
16
RocketIO Switching Characteristics
Table 22: Processor Block APU Interface Switching Characteristics
Description
Symbol
Speed Grade
Units
-12
-11
-10
Setup and Hold Relative to Clock (CPMDFCMCLOCK)
APU bus control inputs
TPPCDCK_DCDCREN
TPPCCKD_DCDCREN
0.33
0.20
0.36
0.20
0.42
0.23
ns, Min
APU bus data inputs
TPPCDCK_RESULT
TPPCCKD_RESULT
0.61
0.20
0.67
0.20
0.78
0.23
ns, Min
Clock to Out
APU bus control outputs
TPPCCKO_APUFCMDEC
1.53
1.75
2.00
ns, Max
APU bus data outputs
TPPCCKO_RADATA
1.53
1.75
2.00
ns, Max
Table 23: Maximum RocketIO Transceiver Performance
Description
Speed Grade
Units
-12
-11
-10
RocketIO Transceiver
6.5
3.125
Gb/s
Table 24: RocketIO Reference Clock Switching Characteristics
Description
Symbol
Conditions
Min
Typ
Max
Units
Reference Clock frequency range(1)
FGCLK
CLK
-10 Speed Grade
106
400
MHz
-11/-12 Speed Grades
106
644
MHz
All Speed Grades
GREFCLK Reference Clock frequency range(1)
FGREFCLK
CLK
106
320
MHz
Reference Clock frequency tolerance
FGTOL
CLK
–350
+350
ppm
Reference Clock rise time
TRCLK
20% – 80%
400
ps
Reference Clock fall time
TFCLK
20% – 80%
400
ps
Reference Clock duty cycle
TDCREF
CLK
45
55
%
Reference Clock total jitter, peak-peak(2)
TGJTT
CLK
40
ps
Clock recovery frequency acquisition time
TLOCK
Initial lock of the PLL from
startup (programmable)
1ms
Spread Spectrum Clocking(3)
0% to –0.5%
30
33
kHz
Notes:
1.
MGTCLK input can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to 1 Gb/s.
2.
Measured at the package pin. For serial rates equal to or above 1 Gb/s, MGTCLK must be used. UI = Unit Interval.
3.
Tested with synchronous reference clock.
Figure 3: Reference Clock Timing Parameters
DS302_04_031708
80%
20%
TFCLK
TRCLK
相關PDF資料
PDF描述
XC6VLX130T-1FF784I IC FPGA VIRTEX 6 128K 784FFBGA
XC6VLX130T-1FFG784I IC FPGA VIRTEX 6 128K 784FFGBGA
XC2V3000-4BG728I IC FPGA VIRTEX-II 728PBGA
XC5VLX85-2FFG676C IC FPGA VIRTEX-5 85K 676FBGA
XC5VLX85-2FF676C IC FPGA VIRTEX-5 85K 676FBGA
相關代理商/技術參數
參數描述
XC4VSX55-10FFG1148I 功能描述:IC FPGA VIRTEX-4 SX 55K 1148FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-4 SX 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,FCBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VSX55-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 55296 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VSX55-11FF1148I 功能描述:IC FPGA VIRTEX-4SX 1148FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-4 SX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC4VSX55-11FFG1148C 功能描述:IC FPGA VIRTEX-4 SX 55K 1148FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-4 SX 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,FCBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VSX55-11FFG1148I 功能描述:IC FPGA VIRTEX-4 SX 55K 1148FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-4 SX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)