參數(shù)資料
型號(hào): XC5204-6PC84C
廠商: Xilinx Inc
文件頁數(shù): 20/73頁
文件大?。?/td> 0K
描述: IC FPGA 120 CLB'S 84-PLCC
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝: 15
系列: XC5200
LAB/CLB數(shù): 120
邏輯元件/單元數(shù): 480
輸入/輸出數(shù): 65
門數(shù): 6000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC
其它名稱: 122-1133
R
November 5, 1998 (Version 5.2)
7-109
XC5200 Series Field Programmable Gate Arrays
7
XC4000E/EX
XC5200/
UCLK_SYNC
XC4000E/EX
XC5200/
UCLK_NOSYNC
XC4000E/EX
XC5200/
CCLK_SYNC
XC4000E/EX
XC5200/
CCLK_NOSYNC
XC3000
XC2000
CCLK
GSR Active
UCLK Period
DONE IN
Di
Di+1
Di+2
Di
Di+1
Di+2
U2
U3
U4
U2
U3
U4
U2
U3
U4
C1
Synchronization
Uncertainty
Di
Di+1
Di
Di+1
DONE
I/O
GSR Active
DONE
I/O
GSR Active
DONE
C1
C2
C1
U2
C3
C4
C2
C3
C4
C2
C3
C4
I/O
GSR Active
DONE
I/O
DONE
Global Reset
I/O
DONE
Global Reset
I/O
F = Finished, no more
configuration clocks needed
Daisy-chain lead device
must have latest F
Heavy lines describe
default timing
CCLK Period
Length Count Match
F
X6700
C1, C2 or C3
Figure 25: Start-up Timing
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ABB108DHFT CONN EDGECARD 216POS .050 SMD
HMC65DRTS-S93 CONN EDGECARD 130PS DIP .100 SLD
XC5202-6PQ100C IC FPGA 64 CLB'S 100-PQFP
A1225A-1PQG100C IC FPGA 2500 GATES 100-PQFP COM
A1225A-PQ100I IC FPGA 2500 GATES 100-PQFP IND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5204-6PC84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5204-6PG156C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6PG191C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6PG223C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6PG299C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays