Table 33:" />
參數(shù)資料
型號(hào): XC5VLX110-3FFG1760C
廠商: Xilinx Inc
文件頁數(shù): 9/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 110K 1760FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 8640
邏輯元件/單元數(shù): 110592
RAM 位總計(jì): 4718592
輸入/輸出數(shù): 800
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1760-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1760-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML523-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1760-500-G-ND - BOARD DEV VIRTEX 5 FF1760
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
17
Table 33: GTP_DUAL Tile User Clock Switching Characteristics(1)
Symbol
Description
Conditions
Speed Grade
Units
-3
-2
-1
FTXOUT
TXOUTCLK maximum frequency
375
320
MHz
FRXREC
RXRECCLK maximum frequency
375
320
MHz
TRX
RXUSRCLK maximum frequency
375
320
MHz
TRX2
RXUSRCLK2 maximum frequency
RXDATAWIDTH = 0
350
320
MHz
RXDATAWIDTH = 1
187.5
160
MHz
TTX
TXUSRCLK maximum frequency
375
320
MHz
TTX2
TXUSRCLK2 maximum frequency
TXDATAWIDTH = 0
350
320
MHz
TXDATAWIDTH = 1
187.5
160
MHz
Notes:
1.
Clocking must be implemented as described in UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide
Table 34: GTP_DUAL Tile Transmitter Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
FGTPTX
Serial data rate range
0.1
FGTPMAX
Gb/s
TRTX
TX Rise time
140
ps
TFTX
TX Fall time
120
ps
TLLSKEW
TX lane-to-lane skew(1)
855
ps
VTXOOBVDPP
Electrical idle amplitude
20
mV
TTXOOBTRANS
Electrical idle transition time
40
ns
TJ3.75
Total Jitter(2)
3.75 Gb/s
0.35
UI
DJ3.75
Deterministic Jitter(2)
0.19
UI
TJ3.2
Total Jitter(2)
3.20 Gb/s
0.35
UI
DJ3.2
Deterministic Jitter(2)
0.19
UI
TJ2.5
Total Jitter(2)
2.50 Gb/s
0.30
UI
DJ2.5
Deterministic Jitter(2)
0.14
UI
TJ2.0
Total Jitter(2)
2.00 Gb/s
0.30
UI
DJ2.0
Deterministic Jitter(2)
0.14
UI
TJ1.25
Total Jitter(2)
1.25 Gb/s
0.20
UI
DJ1.25
Deterministic Jitter(2)
0.10
UI
TJ1.00
Total Jitter(2)
1.00 Gb/s
0.20
UI
DJ1.00
Deterministic Jitter(2)
0.10
UI
TJ500
Total Jitter(2)
500 Mb/s
0.10
UI
DJ500
Deterministic Jitter(2)
0.04
UI
TJ100
Total Jitter(2)
100 Mb/s
0.02
UI
DJ100
Deterministic Jitter(2)
0.01
UI
Notes:
1.
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP_DUAL sites.
2.
Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1.
3.
All jitter values are based on a Bit-Error Ratio of 1e–12.
相關(guān)PDF資料
PDF描述
VI-21H-CW-F3 CONVERTER MOD DC/DC 52V 100W
VE-26F-CY-S CONVERTER MOD DC/DC 72V 50W
NCV8505D2T33R4 IC REG LDO 3.3V .4A D2PAK7
F920J335MPA CAP TANT 3.3UF 6.3V 20% 0805
R05P209D/R8 CONV DC/DC 2W 05VIN +/-09VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX110-3FFG676C 功能描述:IC FPGA VIRTEX-5 110K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VLX110T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX110T-1FF1136C 功能描述:IC FPGA VIRTEX-5 110K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VLX110T-1FF1136CES 制造商:Xilinx 功能描述:
XC5VLX110T-1FF1136I 功能描述:IC FPGA VIRTEX-5 110K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)