- 您現(xiàn)在的位置：買賣IC網 > PDF目錄19907 > XCF01SVOG20C (Xilinx Inc)IC PROM SRL FOR 1M GATE 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | XCF01SVOG20C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 16/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM SRL FOR 1M GATE 20-TSSOP |
| 標準包裝： | 74 |
| 可編程類型： | 系統(tǒng)內可編程 |
| 存儲容量： | 1Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產品目錄頁面： | 601 (CN2011-ZH PDF) |
| 其它名稱： | 122-1286-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
23
R
AC Characteristics Over Operating Conditions When Cascading
X-Ref Target - Figure 10
Symbol
Description
XCF01S, XCF02S,
XCF04S
XCF08P, XCF16P,
XCF32P
Units
Min
Max
Min
Max
TCDF
CLK to output float delay(2,3)
when VCCO = 2.5V or 3.3V
–
25
–
20
ns
CLK to output float delay(2,3) when VCCO = 1.8V
–
35
–
20
ns
TOCK
CLK to CEO delay(3,5) when VCCO = 2.5V or 3.3V
–
20
–
20
ns
CLK to CEO delay(3,5) when VCCO = 1.8V
–
35
–
20
ns
TOCE
CE to CEO delay(3,6) when VCCO = 2.5V or 3.3V
–
20
–
80
ns
CE to CEO delay(3,6) when VCCO = 1.8V
–
35
–
80
ns
TOOE
OE/RESET to CEO delay(3) when VCCO = 2.5V or 3.3V
–
20
–
80
ns
OE/RESET to CEO delay(3) when VCCO = 1.8V
–
35
–
80
ns
TCOCE
CLKOUT to CEO delay when VCCO = 2.5V or 3.3V
–
20
ns
CLKOUT to CEO delay when VCCO = 1.8V
–
20
ns
TCODF
CLKOUT to output float delay
when VCCO = 2.5V or 3.3V
–
25
ns
CLKOUT to output float delay when VCCO = 1.8V
–
25
ns
Notes:
1.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
2.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
3.
Guaranteed by design, not tested.
4.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
5.
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins are set to persist as configuration pins, the minimum period is
increased based on the CLK to CEO and CE to data propagation delays:
- TCYC minimum = TOCK + TCE + FPGA Data setup time
- TCAC maximum = TOCK + TCE
6.
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins become general I/O pins after configuration; to allow for the
disable to propagate to the cascaded PROMs and to avoid contention on the data lines following configuration, the minimum period is
increased based on the CE to CEO and CE to data propagation delays:
- TCYC minimum = TOCE + TCE
- TCAC maximum = TOCK + TCE
OE/RESET
CE
CLK
CLKOUT
(optional)
DATA
CEO
TOCE
TOOE
First Bit
Last Bit
TCDF
TCODF
TOCK
TCOCE
ds123_23_102203
相關PDF資料 |
PDF描述 |
|---|---|
| EEM10DRYF | CONN EDGECARD 20POS DIP .156 SLD |
| V48C8H100BG | CONVERTER MOD DC/DC 8V 100W |
| EPC16UC88N | IC CONFIG DEVICE 16MBIT 88-UBGA |
| LTC4301IDD#TR | IC BUFFER BUS HOTSWAP 2WR 8DFN |
| AGM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XCF01SVOG20C0100 | 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0100 IC SYSTEM GATE |
| XCF01SVOG20C0936 | 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0936 IC SYSTEM GATE |
| XCF01SVOG48 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF01SX | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF02S | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs |
發(fā)布緊急采購，3分鐘左右您將得到回復。