參數(shù)資料
型號(hào): XCF08PFSG48C
廠商: Xilinx Inc
文件頁(yè)數(shù): 12/35頁(yè)
文件大?。?/td> 0K
描述: IC PROM SRL 1.8V 8M GATE 48CSBGA
產(chǎn)品變化通告: Package Assemble Change 01/Jan/2007
標(biāo)準(zhǔn)包裝: 108
可編程類型: 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量: 8Mb
電源電壓: 1.65 V ~ 2 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 48-BFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 48-CSP(8x9)
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 601 (CN2011-ZH PDF)
其它名稱: 122-1453
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
2
R
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. With CF High, a
short access time after CE and OE are enabled, data is
available on the PROM DATA (D0) pin that is connected to
the FPGA DIN pin. New data is available a short access
time after each rising clock edge. The FPGA generates the
appropriate number of clock pulses to complete the
configuration.
When the FPGA is in Slave Serial mode, the PROM and the
FPGA are both clocked by an external clock source, or
optionally, for the XCFxxP PROM only, the PROM can be
used to drive the FPGA’s configuration clock.
The XCFxxP version of the Platform Flash PROM also
supports Master SelectMAP and Slave SelectMAP (or
Slave Parallel) FPGA configuration modes. When the FPGA
is in Master SelectMAP mode, the FPGA generates a
configuration clock that drives the PROM. When the FPGA
is in Slave SelectMAP Mode, either an external oscillator
generates the configuration clock that drives the PROM and
the FPGA, or optionally, the XCFxxP PROM can be used to
drive the FPGA’s configuration clock. With BUSY Low and
CF High, after CE and OE are enabled, data is available on
the PROMs DATA (D0-D7) pins. New data is available a
short access time after each rising clock edge. The data is
clocked into the FPGA on the following rising edge of the
CCLK. A free-running oscillator can be used in the Slave
Parallel/Slave SelectMAP mode.
The XCFxxP version of the Platform Flash PROM provides
additional advanced features. A built-in data decompressor
supports utilizing compressed PROM files, and design
revisioning allows multiple design revisions to be stored on
a single PROM or stored across several PROMs. For design
revisioning, external pins or internal control bits are used to
select the active design revision.
Multiple Platform Flash PROM devices can be cascaded to
support the larger configuration files required when
targeting larger FPGA devices or targeting multiple FPGAs
daisy chained together. When utilizing the advanced
features for the XCFxxP Platform Flash PROM, such as
design revisioning, programming files which span cascaded
PROM devices can only be created for cascaded chains
containing only XCFxxP PROMs. If the advanced XCFxxP
features are not enabled, then the cascaded chain can
include both XCFxxP and XCFxxS PROMs.
X-Ref Target - Figure 1
Figure 1: XCFxxS Platform Flash PROM Block Diagram
X-Ref Target - Figure 2FI
Figure 2: XCFxxP Platform Flash PROM Block Diagram
Control
and
JTAG
Interface
Memory
Serial
Interface
DATA (D0)
Serial Mode
Data
Address
CLK
CE
TCK
TMS
TDI
TDO
OE/RESET
CEO
Data
ds123_01_30603
CF
CLKOUT
CEO
DATA (D0)
(Serial/Parallel Mode)
D[1:7]
(Parallel Mode)
TCK
TMS
TDI
TDO
CLK
CE
EN_EXT_SEL
OE/RESET
BUSY
Data
Address
REV_SEL [1:0]
CF
Control
and
JTAG
Interface
Memory
OSC
Serial
or
Parallel
Interface
Decompressor
DS123_19_031908
相關(guān)PDF資料
PDF描述
VI-B3M-EU-B1 CONVERTER MOD DC/DC 10V 200W
T86E476M020EBAS CAP TANT 47UF 20V 20% 2917
VI-J6L-CY-B1 CONVERTER MOD DC/DC 28V 50W
TPSE476M020R0150 CAP TANT 47UF 20V 20% 2917
LTC4307CMS8#TRPBF IC BUFFER 2-WIRE BUS 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF08PFSG48C4039 制造商:Xilinx 功能描述:
XCF08PV 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF08PVG 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF08PVO48 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF08PVO48C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: