參數(shù)資料
型號： XCV812E-7FG900C
廠商： Xilinx Inc
文件頁數(shù)： 77/118頁
文件大?。?/td> 0K
描述： IC FPGA 1.8V C-TEMP 900-FBGA
產(chǎn)品變化通告： FPGA Family Discontinuation 18/Apr/2011
標(biāo)準(zhǔn)包裝： 1
系列： Virtex®-E EM
LAB/CLB數(shù)： 4704
邏輯元件/單元數(shù)： 21168
RAM 位總計(jì)： 1146880
輸入/輸出數(shù)： 556
門數(shù)： 254016
電源電壓： 1.71 V ~ 1.89 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 900-BBGA
供應(yīng)商設(shè)備封裝： 900-FBGA
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-3 (v3.0) March 21, 2014
Module 3 of 4
5
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Virtex-E Switching Characteristics
All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed
below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All
timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
Virtex-E devices unless otherwise noted.
IOB Input Switching Characteristics
Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values
Speed Grade(2)
Units
Description(1)
Symbol
Device
Min
-8
-7
-6
Propagation Delays
Pad to I output, no delay
TIOPI
All
0.43
0.8
ns, max
Pad to I output, with delay
TIOPID
XCV405E
0.51
1.0
ns, max
XCV812E
0.55
1.1
ns, max
Pad to output IQ via transparent latch,
no delay
TIOPLI
All
0.75
1.4
1.5
1.6
ns, max
Pad to output IQ via transparent latch,
with delay
TIOPLID
XCV405E
1.55
3.5
3.6
3.7
ns, max
XCV812E
1.55
3.5
3.6
3.7
ns, max
Propagation Delays
Clock
Minimum Pulse Width, High
TCH
All
0.56
1.2
1.3
1.4
ns, min
Minimum Pulse Width, Low
TCL
0.56
1.2
1.3
1.4
ns, min
Clock CLK to output IQ
TIOCKIQ
0.18
0.4
0.7
ns, max
Setup and Hold Times with respect to Clock at IOB Input Register
Pad, no delay
TIOPICK /
TIOICKP
All
0.69 / 0
1.3 / 0
1.4 / 0
1.5 / 0
ns, min
Pad, with delay
TIOPICKD /
TIOICKPD
XCV405E
1.49 / 0
3.4 / 0
3.5 / 0
ns, min
XCV812E
1.49 / 0
3.4 / 0
3.5 / 0
ns, min
ICE input
TIOICECK /
TIOCKICE
All
0.28 /
0.0
0.55 /
0.01
0.7 /
0.01
0.7 /
0.01
ns, min
SR input (IFF, synchronous)
TIOSRCKI
All
0.38
0.8
0.9
1.0
ns, min
Set/Reset Delays
SR input to IQ (asynchronous)
TIOSRIQ
All
0.54
1.1
1.2
1.4
ns, max
GSR to output IQ
TGSRQ
All
3.88
7.6
8.5
9.7
ns, max
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
if a “0” is listed, there is no positive hold time.
2.
Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.
相關(guān)PDF資料
PDF描述
XC6VLX240T-1FFG1759I IC FPGA VIRTEX 6 241K 1759FFGBGA
XC6VLX240T-1FF1759I IC FPGA VIRTEX 6 241K 1759FFBGA
XC5VLX110T-1FFG1136I IC FPGA VIRTEX-5 110K 1136FBGA
XC5VLX110T-1FF1136I IC FPGA VIRTEX-5 110K 1136FBGA
XC6VHX255T-1FFG1155C IC FPGA VIRTEX 1156FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7FG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*