- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3766 > XR16C850IM-F (Exar Corporation)IC UART FIFO 128B 48TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XR16C850IM-F |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 34/56頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 128B 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 1，UART |
| FIFO's： | 128 字節(jié) |
| 規(guī)程： | RS485 |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤(pán) |
| 其它名稱： | 1016-1656 XR16C850IM-F-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
XR16C850
xr
2.97V TO 5.5V UART WITH 128-BYTE FIFO
REV. 2.3.1
4
CS0
14
9
I
Chip Select 0 input (active high). This input selects the XR16C850 device. If CS1 or
CS2# is used as the chip select then this pin must be connected to VCC. During
PC Mode, this pin becomes A5. Caution: SEE”FACTORY TEST MODE” ON
CS1
15
10
I
Chip Select 1 input (active high). This input selects the XR16C850 device. If CS0 or
CS2# is used as the chip select then this pin must be connected to VCC. During
PC Mode, this pin becomes A6. Caution: SEE”FACTORY TEST MODE” ON
CS2#
16
11
I
Chip Select 2 input (active low). This input selects the XR16C850 device. If CS0 or
CS1 is used as the chip select then this pin must be connected to GND. During PC
Mode, this pin becomes A7. Caution: SEE”FACTORY TEST MODE” ON PAGE 7.
INT
33
30
O
Interrupt Output. This output becomes active whenever the transmitter, receiver,
line and/or modem status register has an active condition and is enabled by IER.
See interrupt section for more details. During PC mode, this pin becomes IRQA.
RXRDY#
32
29
O
Receive Ready (active low). A logic 0 indicates receive data ready status, i.e. the
RHR is full or the FIFO has one or more RX characters available for unloading. For
details, see
Table 2. During PC Mode, this pin becomes IRQB.
TXRDY#
27
23
O
Transmit Ready (active low). Buffer ready status is indicated by a logic 0, i.e. at
least one location is empty and available in the FIFO or THR. For details, see
Table 2. During PC Mode, this pin becomes IRQC.
AS#
28
24
I
Address Strobe input (active low). In the Intel bus mode, the leading-edge transition
of AS# latches the chip selects (CS0, CS1, CS2#) and the address lines A0, A1
and A2. This input is used when the address lines are not stable for the duration of
a read or write operation. In devices with top mark date code of "F2 YYWW" and
newer, the address bus is latched even if this input is not used. These devices fea-
ture a ’0 ns’ address hold time. See “AC Electrical Characteristics” . If not required,
this input can be permanently tied to GND. During PC Mode, this pin becomes
AEN#.
D10
D11
D12
-
48
1
22
O
High order data bus. When BUS8/16 is selected as 16 bit data bus mode (BUS8/16
is grounded), RX data errors (break, parity, framing) can be read via these pins.
D10 = Parity, D11 = Framing, and D12 = Break. When BUS8/16 is selected as 8 bit
data bus mode (BUS8/16 is at VCC), D10 and D11 are inactive and D12 becomes
DDIS#. During PC Mode, D10 and D11 are inactive and D12 becomes LPT2#.
BUS8/16
-
25
I
8 or 16 Bit Bus select. For normal 8 bit operation, this pin should be connected to
VCC or left open. To select 16 bit bus mode, this pin should be connected to GND.
When 16 bit bus mode is enabled, DDIS# becomes D12. 16 bit bus mode is not
available for PC Mode. Only RX data error will be provided during this operation.
This pin has an internal pull-up resistor.
CLKSEL
-
13
I
Clock Select. The div-by-1 or div-by-4 pre-scaleable clock is selected by this pin.
The div-by-1 clock is selected when CLKSEL is connected to VCC or the div-by-4
is selected when CLKSEL is connected to GND. MCR bit-7 can override the state
of this pin following reset or initialization (see MCR bit-7). This pin is not available
on 40 and 44 pin packages which provide MCR bit-7 selection only. This pin has
an internal pull-up resistor.
RCLK
10
5
I
This input is used as external 16X clock input to the receiver section. If not used,
connect the -BAUDOUT pin to this input externally. During PC Mode, this pin
becomes S2.
NAME
44-PIN
PLCC
48-PIN
TQFP
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX7311ATG+T | IC I/O EXPANDER I2C 16B 24TQFN |
| XR16L2551IL-F | IC UART FIFO 16B DUAL 32QFN |
| XR68C192CV-F | IC UART FIFI DUAL 44LQFP |
| ST16C2550IQ48-F | IC DUART FIFO 16B 48TQFP |
| XR16C850CM-F | IC UART FIFO 128B 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16C850IMTR-F | 功能描述:UART 接口集成電路 UART W/128 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850IP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART|CMOS|DIP|40PIN|PLASTIC |
| XR16C850IQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART|CMOS|QFP|52PIN|PLASTIC |
| XR16C854 | 制造商:EXAR 制造商全稱:EXAR 功能描述:并轉(zhuǎn)串4串口擴(kuò)展芯片 |
| XR16C854CJ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。