- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16821 > XR17V358IB-E4-EVB (Exar Corporation)EVAL BOARD FOR XR17V358-E4 PDF資料下載
參數(shù)資料
| 型號： | XR17V358IB-E4-EVB |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 43/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR XR17V358-E4 |
| 產(chǎn)品培訓(xùn)模塊： | PCIe UARTs UART Product Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，UART |
| 嵌入式： | 否 |
| 已用 IC / 零件： | XR17V358 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA |
| 其它名稱： | 1016-1295 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
XR17V358
48
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
4.0 UART CONFIGURATION REGISTERS
4.1
Receive Holding Register (RHR) - Read only
4.2
Transmit Holding Register (THR) - Write only
4.3
Baud Rate Generator Divisors (DLM, DLL and DLD)
DLM[7:0], DLL[7:0] and DLD[3:0]
The Baud Rate Generator (BRG) generates the data rate for the transmitter and receiver. The rate is
programmed through registers DLM, DLL and DLD which are only accessible when LCR bit [7] is set to logic 1.
Refer to “Section 3.1, Programmable Baud Rate Generator with Fractional Divisor” on page 34 for more
details.
DLD[7]: RS-485 Polarity
Logic 0 = The Auto RS-485 Half-duplex direction control pin will be HIGH for TX and LOW for RX.
Logic 1 = The Auto RS-485 Half-duplex direction control pin will be LOW for TX and HIGH for RX.
DLD[6]: Multi-drop Mode
Logic 0 = Normal mode.
Logic 1 = Enable Multi-drop mode.
DLD[5]: XON/XOFF Parity Check
Logic 0 = XON/XOFF characters are valid flow control characters even if they have parity errors.
Logic 1 = XON/XOFF characters are not valid flow control characters if they have parity errors.
DLD[4]: Fast IR Mode
Logic 0 = If IR mode is enabled, IR pulsewidth will be 3/16th of bit time.
Logic 1 = If IR mode is enabled, IR pulsewidth will be 1/4th of bit time.
4.4
Interrupt Enable Register (IER) - Read/Write
The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status
and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR) and also
encoded in INT (INT0-INT3) register in the Device Configuration Registers.
4.4.1
IER versus Receive FIFO Interrupt Mode Operation
When the receive FIFO (FCR bit [0] = logic 1) and receive interrupts (IER bit [0] = logic 1) are enabled, the
RHR interrupts (see ISR bits [4:3]) status will reflect the following:
A. The receive data available interrupts are issued to the host when the FIFO has reached the programmed
trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
B. FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register
status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
C. The receive data ready bit (LSR bit [0]) is set as soon as a character is transferred from the shift register to
the receive FIFO. It is reset when the FIFO is empty.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECA10DTKT-S288 | CONN EDGECARD 20POS .125 EXTEND |
| H0PPS-2406G | DIP CABLE - HDP24S/AE24G/HDP24S |
| EBM25DRMH | CONN EDGECARD 50POS .156 WW |
| HCM08DSEI-S243 | CONN EDGECARD 16POS .156 EYELET |
| HMM06DRYH-S13 | CONN EDGECARD 12POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17V358IB-E8-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V358IB-E8 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR1857SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1858SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SNT | 制造商:Hollingsworth 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。