REV. 1.0.4 MCR[2]: DTR# or RTS# for Auto Flow Control (OP1 in Local Loopback Mode) DTR# or " />
參數(shù)資料
型號(hào): XR17V358IB-E4-EVB
廠商: Exar Corporation
文件頁數(shù): 52/68頁
文件大小: 0K
描述: EVAL BOARD FOR XR17V358-E4
產(chǎn)品培訓(xùn)模塊: PCIe UARTs
UART Product Overview
標(biāo)準(zhǔn)包裝: 1
主要目的: 接口,UART
嵌入式:
已用 IC / 零件: XR17V358
已供物品:
相關(guān)產(chǎn)品: 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA
其它名稱: 1016-1295
XR17V358
56
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
MCR[2]: DTR# or RTS# for Auto Flow Control (OP1 in Local Loopback Mode)
DTR# or RTS# auto hardware flow control select. This bit is in effect only when auto RTS/DTR is enabled by
EFR bit [6]. DTR# selection is associated with DSR# and RTS# is with CTS#.
Logic 0 = Uses RTS# and CTS# pins for auto hardware flow control.
Logic 1 = Uses DTR# and DSR# pins for auto hardware flow control.
In Local Loopback mode (MCR[4] = 1), this bit acts as the legacy OP1 output and controls the RI bit in the MSR
register, as shown in Figure 12.
MCR[1]: RTS# Output
The RTS# pin may be used for automatic hardware flow control by enabled by EFR bit [6] and MCR bit [2]=0. If
the modem interface is not used, this output may be used for general purpose.
Logic 0 = Force RTS# output to a HIGH (default).
Logic 1= Force RTS# output to LOW.
MCR[0]: DTR# Output
The DTR# pin may be used for automatic hardware flow control enabled by EFR bit [6] and MCR bit [2]=1. If
the modem interface is not used, this output may be used for general purpose.
Logic 0 = Force DTR# output to a HIGH (default).
Logic 1 = Force DTR# output to a LOW.
4.9
Line Status Register (LSR) - Read Only
This register provides the status of data transfers between the UART and the host. If IER bit [2] is set to a
logic 1, an LSR interrupt will be generated immediately when any character in the RX FIFO has an error (parity,
framing, overrun, break).
LSR[7]: Receive FIFO Data Error Flag
Logic 0 = No FIFO error (default).
Logic 1 = An indicator for the sum of all error bits in the RX FIFO. At least one parity error, framing error or
break indication is in the FIFO data. This bit clears when there are no more errors in the FIFO.
LSR[6]: Transmitter Empty Flag
This bit is the Transmitter Empty indicator. This bit is set to a logic 1 whenever both the transmit FIFO (or THR,
in non-FIFO mode) and the transmit shift register (TSR) are both empty. It is set to logic 0 whenever either the
TX FIFO or TSR contains a data character.
LSR[5]: Transmit FIFO Empty Flag
This bit is the Transmit FIFO Empty indicator. This bit indicates that the transmitter is ready to accept a new
character for transmission. This bit is set to a logic HIGH when the last data byte is transferred from the
transmit FIFO to the transmit shift register. The bit is reset to logic 0 as soon as a data byte is loaded into the
transmit FIFO. In the non-FIFO mode this bit is set when the transmit holding register (THR) is empty; it is
cleared when at a byte is written to the THR.
LSR[4]: Receive Break Flag
Logic 0 = No break condition (default).
Logic 1 = The receiver received a break signal (RX was LOW for one character frame time). In the FIFO
mode, only one break character is loaded into the FIFO. The break indication remains until the RX input
returns to the idle condition, “mark” or HIGH.
相關(guān)PDF資料
PDF描述
ECA10DTKT-S288 CONN EDGECARD 20POS .125 EXTEND
H0PPS-2406G DIP CABLE - HDP24S/AE24G/HDP24S
EBM25DRMH CONN EDGECARD 50POS .156 WW
HCM08DSEI-S243 CONN EDGECARD 16POS .156 EYELET
HMM06DRYH-S13 CONN EDGECARD 12POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR17V358IB-E8-EVB 功能描述:界面開發(fā)工具 Eval Board for XR17V358IB-E8 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR1857SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1858SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SNT 制造商:Hollingsworth 功能描述: