- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16820 > XR17V358IB-E8-EVB (Exar Corporation)EVAL BOARD FOR XR17V358-E8 PDF資料下載
參數(shù)資料
| 型號(hào)： | XR17V358IB-E8-EVB |
| 廠(chǎng)商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 41/68頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR XR17V358-E8 |
| 產(chǎn)品培訓(xùn)模塊： | PCIe UARTs UART Product Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，UART |
| 嵌入式： | 否 |
| 已用 IC / 零件： | XR17V358 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA |
| 其它名稱(chēng)： | 1016-1296 |
XR17V358
46
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
3.7
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and Receive Holding Register (RHR). The
RSR uses the 16X, 8X or 4X clock for timing. It verifies and validates every bit on the incoming character in the
middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts
counting at the 16X, 8X or 4X clock rate. After 8 or 4 or 2 clocks the start bit period should be at the center of
the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in
this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are
sampled and validated in this same manner to prevent false framing. If there were any error(s), they are
reported in the LSR register bits [4:1]. Upon unloading the receive data byte from RHR, the receive FIFO
pointer is bumped and the error flags are immediately updated to reflect the status of the data byte in RHR
register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches
the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out
function when receive data does not reach the receive FIFO trigger level. This time-out delay is 4 word lengths
as defined by LCR bits [1:0] plus 12 bits time. The RHR interrupt is enabled by IER bit [0].
3.7.1
Receiver Operation in non-FIFO Mode
FIGURE 15. RECEIVER OPERATION IN NON-FIFO MODE
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
16X or 8X or 4X
Clock
Receive Data Characters
Data Bit
Validation
Error
Flags in
LSR bits
4:2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBM24DCSH-S288 | CONN EDGECARD 48POS .156 EXTEND |
| EGM08DRST | CONN EDGECARD 16POS DIP .156 SLD |
| V150B28E150BL | CONVERTER MOD DC/DC 28V 150W |
| HSM06DRYH-S13 | CONN EDGECARD 12POS .156 EXTEND |
| EBM24DCSD-S288 | CONN EDGECARD 48POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR1857SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1858SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SNT | 制造商:Hollingsworth 功能描述: |
| XR1880S | 制造商:Electro-Term/Hollingsworth 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。