參數(shù)資料
型號: XR20M1172IL32-F
廠商: Exar Corporation
文件頁數(shù): 8/55頁
文件大?。?/td> 0K
描述: IC UART FIFO I2C/SPI 64B 32QFN
標(biāo)準(zhǔn)包裝: 490
特點: *
通道數(shù): 2,DUART
FIFO's: 64 字節(jié)
規(guī)程: RS485
電源電壓: 1.62 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-QFN 裸露焊盤(5x5)
包裝: 托盤
其它名稱: 1016-1477
XR20M1172IL32-F-ND
XR20M1172
16
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO
REV. 1.2.0
2.7.1
Transmit Holding Register (THR) - Write Only
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
2.7.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty. The Non-FIFO Mode is
enabled by default for 16450 compatibility. For normal operation, the FIFO Mode must be enabled.
2.7.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.
FIGURE 13. TRANSMITTER OPERATION IN NON-FIFO MODE
FIGURE 14. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X or 8X or 4X
Clock
( DLD[5:4] )
Transm it Data Shift Register
(TSR)
Transm it
Data Byte
TH R Interrupt (ISR bit-1) falls
below the program m ed Trigger
Level and then w hen becom es
em pty. FIFO is Enabled by FC R
bit-0=1
Transm it
FIFO
16X or 8X or 4X Clock
( DLD[5:4] )
Auto C TS Flow Control (CTS# pin)
Auto Software Flow C ontrol
Flow Control Characters
(Xoff1/2 and Xon1/2 Reg.)
TXFIFO 1
相關(guān)PDF資料
PDF描述
XR88C192CV-F IC UART FIFO DUAL 44LQFP
XR16L2550IM-F IC UART FIFO 16B DUAL 48TQFP
XR21V1412IL32-F IC UART FIFO USB DUAL 32QFN
ST16C650ACQ48-F IC UART FIFO 32B 48TQFP
XR68M752IM48-F IC UART FIFO 64B DUAL 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20M1172IL32-F 制造商:Exar Corporation 功能描述:IC DUAL UART 16MBPS 3.63V 32-QFN
XR20M1172L32-0A-EB 功能描述:UART 接口集成電路 Supports M1172 32pin QFN, I2C Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1172L32-0B-EB 功能描述:UART 接口集成電路 Supports M1172 32pin QFN, SPI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1280 制造商:EXAR 制造商全稱:EXAR 功能描述:I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
XR20M1280IL24-F 功能描述:UART 接口集成電路 1Ch 12C/SPI UART w/ Lvl Shftrs & 4 GPIOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel