- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > XR68M752IM-0B-EB (Exar Corporation)EVAL BOARD FOR XR68M752 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XR68M752IM-0B-EB |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 27/54頁 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR68M752 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
XR16M752/XR68M752
33
REV. 1.1.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
MCR[2]: OP1# / FIFO Rdy Enable
OP1# is not available as an output pin on the M752. But it is available for use during Internal Loopback Mode
(MCR[4] = 1). In the Internal Loopback Mode, this bit is used to write the state of the modem RI# interface
signal.
This bit is also used to select between the SPR, TLR and FIFO Rdy registers. All of these registers are
accessible at address offset 0x7 when LCR≠0xBF. However, LCR = 0xBF is required to access EFR.
TABLE 12: REGISTER AT ADDRESS OFFSET 0X7
EFR[4] MCR[6] MCR[4, 2] Register at Address Offset 0x7
0
X
≠’01’
Scratchpad Register (SPR)
1
0
≠’01’
Scratchpad Register (SPR)
1
≠’01’
Trigger Level Register (TLR)
X
=’01’
FIFO Ready Register (FIFO Rdy)
MCR[3]: OP2# Output / INT Output Enable
This bit enables or disables the operation of INT, interrupt output. If INT output is not used, OP2# can be used
as a general purpose output.
Logic 0 = INT (A-B) outputs disabled (three state mode) and OP2# output set HIGH(default).
Logic 1 = INT (A-B) outputs enabled (active mode) and OP2# output set LOW.
MCR[4]: Internal Loopback Enable
Logic 0 = Disable loopback mode (default).
Logic 1 = Enable local loopback mode, see loopback section and Figure 13.
MCR[5]: Xon-Any Enable (requires EFR bit-4=1 to write to this bit)
Logic 0 = Disable Xon-Any function (default).
Logic 1 = Enable Xon-Any function. In this mode, any RX character received will resume transmit operation.
The RX character will be loaded into the RX FIFO, unless the RX character is an Xon or Xoff character and
the M752 is programmed to use the Xon/Xoff flow control.
MCR[6]: TCR and TLR Enable (requires EFR bit-4=1 to write to this bit)
This bit enables the TCR and TLR registers at address offset 0x6 and 0x7, respectively. See Table 12 above
for the correct register setting to access the TLR register. See Table 13 below for the setting to access the
TCR register.
Logic 0 = Reserved (default).
Logic 1 = Enable access to the TCR and TLR registers.
TABLE 13: REGISTER AT ADDRESS OFFSET 0X6
EFR[4] MCR[6] Register at Address Offset 0x6
0
X
Modem Status Register (MSR)
1
0
Modem Status Register (MSR)
1
Trigger Control Register (TCR)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J04-EZ-S | CONVERTER MOD DC/DC 48V 25W |
| H3CKH-5018G | IDC CABLE - HKC50H/AE50G/HPK50H |
| EBM28DTAH-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| XR68M752IL-0B-EB | EVAL BOARD FOR XR68M752 32QFN |
| LBR2518T101M | INDUCTOR WOUND 100UH 80MA 1007 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68M752IM48 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR68M752IM48-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR68M752IM48TR-F | 制造商:Exar Corporation 功能描述:XR68M752 Series 16 Mbps High Performance DUART With 64-Byte FIFO - TQFP-48 |
| XR7090AA-BC-0001 | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
| XR7090AA-BC-DD-EF-G-HHHH | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。