- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > XR68M752IM-0B-EB (Exar Corporation)EVAL BOARD FOR XR68M752 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XR68M752IM-0B-EB |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 34/54頁 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR68M752 48TQFP |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
XR16M752/XR68M752
4
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
REV. 1.1.1
PIN DESCRIPTIONS
Pin Description
NAME
32-QFN
PIN #
48-TQFP
PIN #
49-STBGA
PIN #
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
18
19
20
26
27
28
G7
E7
E6
I
Address data lines [2:0]. These 3 address lines select
one of the internal registers in UART channel A/B during
a data bus transaction.
D7
D6
D5
D4
D3
D2
D1
D0
2
1
32
31
30
29
28
27
3
2
1
48
47
46
45
44
C2
C1
B1
B2
A2
B4
B3
A3
I/O
Data bus lines [7:0] (bidirectional).
IOR#
(NC)
14
19
G4
I
When 16/68# pin is HIGH, the Intel bus interface is
selected and this input becomes read strobe (active low).
The falling edge instigates an internal read cycle and
retrieves the data byte from an internal register pointed
by the address lines [A2:A0], puts the data byte on the
data bus to allow the host processor to read it on the ris-
ing edge.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input is not used.
IOW#
(R/W#)
12
15
F2
I
When 16/68# pin is HIGH, it selects Intel bus interface
and this input becomes write strobe (active low). The fall-
ing edge instigates the internal write cycle and the rising
edge transfers the data byte on the data bus to an inter-
nal register pointed by the address lines.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input becomes read (HIGH) and write
(LOW) signal.
CSA#
(CS#)
7
10
E2
I
When 16/68# pin is HIGH, this input is chip select A
(active low) to enable channel A in the device.
When 16/68# pin is LOW, this input becomes the chip
select (active low) for the Motorola bus interface.
CSB#
(A3)
8
11
E1
I
When 16/68# pin is HIGH, this input is chip select B
(active low) to enable channel B in the device.
When 16/68# pin is LOW, this input becomes address
line A3 which is used for channel selection in the Motor-
ola bus interface. Input logic 0 selects channel A and
logic 1 selects channel B.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J04-EZ-S | CONVERTER MOD DC/DC 48V 25W |
| H3CKH-5018G | IDC CABLE - HKC50H/AE50G/HPK50H |
| EBM28DTAH-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| XR68M752IL-0B-EB | EVAL BOARD FOR XR68M752 32QFN |
| LBR2518T101M | INDUCTOR WOUND 100UH 80MA 1007 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68M752IM48 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR68M752IM48-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR68M752IM48TR-F | 制造商:Exar Corporation 功能描述:XR68M752 Series 16 Mbps High Performance DUART With 64-Byte FIFO - TQFP-48 |
| XR7090AA-BC-0001 | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
| XR7090AA-BC-DD-EF-G-HHHH | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
發(fā)布緊急采購，3分鐘左右您將得到回復。