- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16988 > XRD98L61ZEVAL (Exar Corporation)EVAL BOARD FOR XRD98L61AIV PDF資料下載
參數(shù)資料
| 型號： | XRD98L61ZEVAL |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 21/38頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR XRD98L61AIV |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
XRD98L61
28
Rev. 2.00
Figure 17. Pixel Rate Clock Timing with RSTreject=1
Reset Reject
In the default state, the reset reject switches (
φ3) are
always ON, they are not clocked. The reset pulse of
each pixel is transmitted to the first stage of the PGA.
Depending on the PGA gain and the actual voltage
level of the reset pulse, this could cause the first stage
of the PGA to rail. During the Black Level sampling, the
PGA should have enough time to recuperate, but as a
precaution, we have included the Reset Reject option.
When RSTreject = 1, the reset reject switches are
turned OFF at the end of the SPIX pulse, and turned ON
again at the start of the SBLK pulse. This will effec-
tively reject the reset pulse and prevent it from railing
the PGA.
Aperture Delays
One of the most difficult tasks in designing a digital
camera is optimizing the pixel timing for the CCD, CDS
and ADC. We have included the programmable aper-
ture delay function to help simplify this job.
There are two serial interface registers, DelayA &
DelayB, used to program the aperture delays. Each
register is divided into 3 delay parameters. Each delay
parameter is 3 bits wide. Each delay parameter can be
set to add from 0ns to 7ns of delay.
The delays are added to the clock signals after the
polarity control. This means the definition of leading
edge and trailing edge depends on the polarity control
bit for each clock. For the default case, SBLKpol=0 &
CCD Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
φ3
Reset Reject
Switches Turn OFF
SPIXpol=0, the leading edge is the falling edge and the
trailing edge is the rising edge.
DelayA[2:0] controls the delay added to the leading
edge of SBLK.
This positions the falling edge of
internal signal
φ1.
DelayA[5:3] controls the delay added to the trailing
edge of SBLK. This positions the rising edge of internal
signal
φ1.
DelayB[2:0] controls the delay added to the leading
edge of
φ2. This positions the falling edge of internal
signal
φ2.
DelayB[5:3] controls the delay added to the trailing
edge of SPIX. This positions the rising edge of internal
signal
φ2.
DelayB[8:6] is only used when SPIXopt=0. It controls
the delay from the trailing edge of SBLK to the start of
the internal
φ2 control. This delay is in addition to
DelayA[5:3], the SBLK trailing edge delay.
DelayA[8:6] controls the delay added to ADCLK. This
is a simple delay. It adds the same delay to both the
rising and falling edges of ADCLK to create
φ4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LGU2G391MELB | CAP ALUM 390UF 400V 20% SNAP |
| ECC31DCMT | CONN EDGECARD 62POS .100 WW |
| 1589448-3 | STRIP CON |
| AD8335-EVALZ | BOARD EVALUATION FOR AD8335 |
| RSM06DRSI-S288 | CONN EDGECARD 12POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L62 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L62ACV | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L62ACV-F | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRD98L62EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 XRD98L62 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L62ZEVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L62AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。