- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372949 > XRT71D00 (Exar Corporation) E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER PDF資料下載
參數(shù)資料
| 型號： | XRT71D00 |
| 廠商： | Exar Corporation |
| 英文描述： | E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER |
| 中文描述： | E3/DS3/STS-1抖動衰減器，STS - 1的到DS3 DESYNCHRONIZER |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 254K |
| 代理商： | XRT71D00 |
á
XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
REV. 1.1.0
3
11
MODE_CTRL
I
Mode Control:
When “High” in Multimode, all channels are independent. When “Low”, the
Master Channel (channel0) controls DS3/E3_n, STS1_n, RCLKES, FSS and
MCLKn. DJA is NOT affected.
Internal 50 K Ohm pull-up resistor.
12
ICT
I
In Circuit Testing Input.
(Active low):
With this pin tied to ground, all output pins will be in high impedance mode for
in-circuit-testing.
For normal operation this input pin should be tied to VDD.
Internal 50 K Ohm pull-up resistor.
13
HOST
I
Host/Hardware Mode Select:
An active-high input enables the Host mode. Data is written to the command
registers to configure the XRT71D04.
In the Host mode, the states of discrete input pins are inactive.
An active-low input enables the Hardware Mode.In this mode, the discrete
inputs are active.
Internal 50 K Ohm pull-down resistor.
14
FLRST
I
Fifo Limit Reset
Hardware Mode
Whenever the FIFO is within 2 bits of either underflow or overflow, the FLn) will
be set high.
This pin allows the user to reset the state of FL_n, (FIFO Limit) output pin.
This pin when pulsed “High”, resets the the FL_n output pin, (toggles to GND).
N
OTE
:
The FL_n could be set “High” again if the FIFO is within 2 bits of either
underflow or overflow.
Host Mode
Reading the FL_n bits in the status registers clears the FL_n pin. Master
RESET also clears the FL_n output.
This pin is tied to GND. FLRST has no effect in this mode.
Internal 50 K Ohm pull-down resistor.
15
GND
****
Digital Ground
16
NC
No Connection
17
AGND
****
Analog Ground
18
FL_0
O
FIFO Limit - channel 0:
This output pin is driven high whenever the internal FIFO comes within two-bits
of being underflow or overflow.
19
STS1_0
I
SONET STS1 Mode Select - channel 0:
This pin along with the DS3/E3_0 select pin configures the XRT71D03 either in
E3, DS3 or STS-1 mode.
A table relating to the setting of the pins is given below:
STS-1
DS3/E3
XRT71D03 Operating Mode
0 0 DS3 (44.736 MHz)
0 1 E3 (34.368 MHz)
1 0 STS-1 (51.84 MHz)
1 1 E3 (34.368 MHz)
This input pin is active only in the Hardware Mode
PIN DESCRIPTION
P
IN
#
N
AME
T
YPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT71D00IQ | E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER |
| XRT71D04IV | 4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER |
| XRT7298IP | PCM Transmitter |
| XRT7298IW | PCM Transmitter |
| XRT72L71IQ | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT71D00_01 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 JITTER ATTENUATOR |
| XRT71D00ES | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00ES-L00 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00IQ | 功能描述:時鐘合成器/抖動清除器 T3/E3 Jitter Attenuator RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00IQ-F | 功能描述:時鐘合成器/抖動清除器 DS3/E3/STS-1Jit Attn 3.3/5.0V 1 CH 1 CHIP RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。