- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372949 > XRT71D00 (Exar Corporation) E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER PDF資料下載
參數(shù)資料
| 型號： | XRT71D00 |
| 廠商： | Exar Corporation |
| 英文描述： | E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER |
| 中文描述： | E3/DS3/STS-1抖動衰減器，STS - 1的到DS3 DESYNCHRONIZER |
| 文件頁數(shù)： | 6/22頁 |
| 文件大小： | 254K |
| 代理商： | XRT71D00 |
XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
REV. 1.1.0
á
4
20
DS3/E3_0
I
DS3/E3 Select Input - channel 0
:
See description pin 8.
Internal 50 K Ohm pull-down resistor.
21
DJA_0/SCLK
I
Harware Mode
Disable Jitter Attenuator Input - Channel 0:
An active-high disables the Jitter Attenuator. The RPOS/RNEG and RCLK will
be passed through without jitter attenuation.
Host Mode
Microprocessor Serial Interface Clock Signal:
This signal will be used to sample the data on the SDI pin, on the rising edge
of this signal. Additionally, during “Read” operations, the Microprocessor Serial
Interface will update the SDO output on the falling edge of this signal.
Internal 50 K Ohm pull-down resistor.
22
GND
****
Digital Ground
23
RPOS_2
I
Received Positive Data (Jittery) Input: - channel 2:
Data that is input on this pin is sampled on either the rising or falling edge of
RCLK depending on the setting of the RCLKES pin (pin 10).
If RCLKES is “high”, then RPOS will be sampled on the falling edge of RCLK.
If RCLKES is “l(fā)ow”, then RPOS will be sampled on the rising edge of RCLK.
Internal 50 K Ohm pull-up resistor.
24
RNEG_2
I
Received Negative Data (Jittery) - channel 2:
The input jittery negative data is sampled either on the rising or falling edge of
RCLK depending on the setting of RCLKES.
If RCLKES is “high”, then RNEG will be sampled on the falling edge of RCLK.
If RCLKES is “l(fā)ow”, then RPOS will be sampled on the rising edge of RCLK.
This pin is typically tied to the “RNEG” output pin of the LIU.
Internal 50 K Ohm pull-up resistor.
25
VDD
****
Digital Power Supply = 5V±5% or 3.3V±5%
26
RCLK_2
I
Received Clock (Jittery) - channel 2:
Clock input RCLK2 should be connected to the recovered clock.
Internal 50 K Ohm pull-up resistor.
27
GND
****
Digital Ground
28
MCLK_2
I
Master Clock Input - channel 2:
Reference clock for internal PLL. 44.736MHz+/-20ppm or 34.368MHz+/-
20ppm. This clock must be continuous and jitter free with duty cycle between
30 to 70%.
It is permissible to use the EXCLK signal orSTS1 clock.
Internal 50 K Ohm pull-up resistor.
29
DJA_2/CS
I
Harware Mode
Disable Jitter Attenuator Input - Channel 2:
See description of pin 25
Host Mode
Chip Select Input:
An active-low input enables the serial interface.
Internal 50 K Ohm pull-down resistor.
30
STS1_2
I
SONET STS1 Mode Select - channel 2:
See description pin 19
PIN DESCRIPTION
P
IN
#
N
AME
T
YPE
D
ESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT71D00IQ | E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER |
| XRT71D04IV | 4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER |
| XRT7298IP | PCM Transmitter |
| XRT7298IW | PCM Transmitter |
| XRT72L71IQ | Telecommunication IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT71D00_01 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 JITTER ATTENUATOR |
| XRT71D00ES | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00ES-L00 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00IQ | 功能描述:時鐘合成器/抖動清除器 T3/E3 Jitter Attenuator RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT71D00IQ-F | 功能描述:時鐘合成器/抖動清除器 DS3/E3/STS-1Jit Attn 3.3/5.0V 1 CH 1 CHIP RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。