參數(shù)資料
型號: XRT71D03IVTR-F
廠商: Exar Corporation
文件頁數(shù): 20/24頁
文件大?。?/td> 0K
描述: IC JITTER ATTENUATOR 3CH 64TQFP
標(biāo)準(zhǔn)包裝: 1,000
類型: *
PLL:
輸入: 時鐘
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 3:2
差分 - 輸入:輸出: 無/無
頻率 - 最大: 44.736MHz
除法器/乘法器: 無/無
電源電壓: 3.135 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 帶卷 (TR)
á
XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
4
11
MODE_CTRL
I
Mode Control:
When “High” in Multimode, all channels are independent. When “Low”, the
Master Channel (channel0) controls DS3/E3_n, STS1_n, RCLKES, FSS and
MCLKn. DJA is NOT affected.
Internal 50 K Ohm pull-up resistor.
12
ICT
I
In Circuit Testing Input. (Active low):
With this pin tied to ground, all output pins will be in high impedance mode for
in-circuit-testing.
For normal operation this input pin should be tied to VDD.
Internal 50 K Ohm pull-up resistor.
13
HOST
I
Host/Hardware Mode Select:
An active-high input enables the Host mode. Data is written to the command
registers to configure the XRT71D04.
In the Host mode, the states of discrete input pins are inactive.
An active-low input enables the Hardware Mode.In this mode, the discrete
inputs are active.
Internal 50 K Ohm pull-down resistor.
14
FLRST
I
Fifo Limit Reset
Hardware Mode
Whenever the FIFO is within 2 bits of either underflow or overflow, the FLn) will
be set high.
This pin allows the user to reset the state of FL_n, (FIFO Limit) output pin.
This pin when pulsed “High”, resets the the FL_n output pin, (toggles to GND).
NOTE: The FL_n could be set “High” again if the FIFO is within 2 bits of either
underflow or overflow.
Host Mode
Reading the FL_n bits in the status registers clears the FL_n pin. Master
RESET also clears the FL_n output.
This pin is tied to GND. FLRST has no effect in this mode.
Internal 50 K Ohm pull-down resistor.
15
GND
****
Digital Ground
16
NC
No Connection
17
AGND
****
Analog Ground
18
FL_0
O
FIFO Limit - channel 0:
This output pin is driven high whenever the internal FIFO comes within two-bits
of being underflow or overflow.
19
STS1_0
I
SONET STS1 Mode Select - channel 0:
This pin along with the DS3/E3_0 select pin configures the XRT71D03 either in
E3, DS3 or STS-1 mode.
A table relating to the setting of the pins is given below:
STS-1
DS3/E3
XRT71D03 Operating Mode
0
DS3 (44.736 MHz)
0
1
E3 (34.368 MHz)
1
0
STS-1 (51.84 MHz)
1
E3 (34.368 MHz)
This input pin is active only in the Hardware Mode
PIN DESCRIPTION
PIN #NAME
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
MS27497E22B2S CONN RCPT 85POS WALL MNT W/SCKT
X9421WV14IT1 IC XDCP SGL 64-TAP 10K 14-TSSOP
MS3456L24-22S CONN PLUG 4POS STRAIGHT W/SCKT
V28A5H175BL2 CONVERTER MOD DC/DC 5V 175W
VI-25N-MW-S CONVERTER MOD DC/DC 18.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT71D04 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
XRT71D04ES 功能描述:時鐘合成器/抖動清除器 4CH T3/E3 JA w/T73LC04A RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IV 功能描述:時鐘合成器/抖動清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IVTR 功能描述:時鐘合成器/抖動清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT7250 制造商:EXAR 制造商全稱:EXAR 功能描述:DS3/E3 FRAMER IC