DS3/E3 Select Input - channel 0" />
參數(shù)資料
型號: XRT71D03IVTR-F
廠商: Exar Corporation
文件頁數(shù): 21/24頁
文件大?。?/td> 0K
描述: IC JITTER ATTENUATOR 3CH 64TQFP
標(biāo)準(zhǔn)包裝: 1,000
類型: *
PLL:
輸入: 時鐘
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 3:2
差分 - 輸入:輸出: 無/無
頻率 - 最大: 44.736MHz
除法器/乘法器: 無/無
電源電壓: 3.135 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 帶卷 (TR)
XRT71D03
á
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
5
20
DS3/E3_0
I
DS3/E3 Select Input - channel 0:
See description pin 8.
Internal 50 K Ohm pull-down resistor.
21
DJA_0/SCLK
I
Hardware Mode
Disable Jitter Attenuator Input - Channel 0:
An active-high disables the Jitter Attenuator. The RPOS/RNEG and RCLK will
be passed through without jitter attenuation.
Host Mode
Microprocessor Serial Interface Clock Signal:
This signal will be used to sample the data on the SDI pin, on the rising edge
of this signal. Additionally, during “Read” operations, the Microprocessor Serial
Interface will update the SDO output on the falling edge of this signal.
Internal 50 K Ohm pull-down resistor.
22
GND
****
Digital Ground
23
RPOS_2
I
Received Positive Data (Jittery) Input: - channel 2:
Data that is input on this pin is sampled on either the rising or falling edge of
RCLK depending on the setting of the RCLKES pin (pin 10).
If RCLKES is “high”, then RPOS will be sampled on the falling edge of RCLK.
If RCLKES is “l(fā)ow”, then RPOS will be sampled on the rising edge of RCLK.
Internal 50 K Ohm pull-up resistor.
24
RNEG_2
I
Received Negative Data (Jittery) - channel 2:
The input jittery negative data is sampled either on the rising or falling edge of
RCLK depending on the setting of RCLKES.
If RCLKES is “high”, then RNEG will be sampled on the falling edge of RCLK.
If RCLKES is “l(fā)ow”, then RPOS will be sampled on the rising edge of RCLK.
This pin is typically tied to the “RNEG” output pin of the LIU.
Internal 50 K Ohm pull-up resistor.
25
VDD
****
Digital Power Supply = 5V±5% or 3.3V±5%
26
RCLK_2
I
Received Clock (Jittery) - channel 2:
Clock input RCLK2 should be connected to the recovered clock.
Internal 50 K Ohm pull-up resistor.
27
GND
****
Digital Ground
28
MCLK_2
I
Master Clock Input - channel 2:
Reference clock for internal PLL. 44.736MHz+/-20ppm or 34.368MHz+/-
20ppm. This clock must be continuous and jitter free with duty cycle between
30 to 70%.
It is permissible to use the EXCLK signal orSTS1 clock.
Internal 50 K Ohm pull-up resistor.
29
DJA_2/CS
I
Hardware Mode
Disable Jitter Attenuator Input - Channel 2:
See description of pin 25
Host Mode
Chip Select Input:
An active-low input enables the serial interface.
Internal 50 K Ohm pull-down resistor.
30
STS1_2
I
SONET STS1 Mode Select - channel 2:
See description pin 19
PIN DESCRIPTION
PIN #NAME
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
MS27497E22B2S CONN RCPT 85POS WALL MNT W/SCKT
X9421WV14IT1 IC XDCP SGL 64-TAP 10K 14-TSSOP
MS3456L24-22S CONN PLUG 4POS STRAIGHT W/SCKT
V28A5H175BL2 CONVERTER MOD DC/DC 5V 175W
VI-25N-MW-S CONVERTER MOD DC/DC 18.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT71D04 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
XRT71D04ES 功能描述:時鐘合成器/抖動清除器 4CH T3/E3 JA w/T73LC04A RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IV 功能描述:時鐘合成器/抖動清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IVTR 功能描述:時鐘合成器/抖動清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT7250 制造商:EXAR 制造商全稱:EXAR 功能描述:DS3/E3 FRAMER IC